Generation of interleaved parity code words having limited running digital sum values
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03M-005/00
H03M-007/00
출원번호
US-0715078
(2003-11-17)
발명자
/ 주소
Tsang,Kinhing P.
출원인 / 주소
Seagate Technology LLC
대리인 / 주소
Westman, Champlin &
인용정보
피인용 횟수 :
16인용 특허 :
23
초록▼
An encoding system for encoding digital data for transmission through a communication channel is described, which includes a DCF encoder and a parity encoder operatively coupled to the DCF encoder. The DCF encoder is adapted to receive a first data sequence, and to generate a first DCF code word an
An encoding system for encoding digital data for transmission through a communication channel is described, which includes a DCF encoder and a parity encoder operatively coupled to the DCF encoder. The DCF encoder is adapted to receive a first data sequence, and to generate a first DCF code word and a new running digital sum as functions of the first data sequence and a pre-existing running digital sum, wherein the new running digital sum is limited to a maximum absolute value. The parity encoder is operatively coupled to the DCF encoder, and adapted to receive the first DCF code word from the DCF encoder, and to generate a first interleaved parity code word as a function of the first DCF code word, and to provide the first interleaved parity code word to a channel.
대표청구항▼
What is claimed is: 1. An encoding system for encoding digital data for transmission through a communication channel, comprising: a DCF encoder, adapted to receive a first data sequence, and to generate a first DCF code word and a new running digital sum, both of which incorporate information from
What is claimed is: 1. An encoding system for encoding digital data for transmission through a communication channel, comprising: a DCF encoder, adapted to receive a first data sequence, and to generate a first DCF code word and a new running digital sum, both of which incorporate information from the first data sequence and a pre-existing running digital sum, wherein the new running digital sum is limited to a maximum absolute value; and a parity encoder operatively coupled to the DCF encoder, and adapted to receive the first DCF code word from the DCF encoder, and to generate a first interleaved parity code word incorporating information from the first DCF code word, and to provide the first interleaved parity code word to a channel. 2. The encoding system of claim 1, wherein the parity encoder is further adapted such that generating the first interleaved parity code word comprises generating a first parity code word and a second parity code word, and interleaving the first parity code word and the second parity code word. 3. The encoding system of claim 2, wherein the parity encoder is further adapted such that d is a modulus, and such that generating the first parity code word comprises receiving a first input code word that incorporates information from the first DCF code word, and adding d- 1 parity bits to the first input code word. 4. The encoding system of claim 3, wherein the parity encoder is further adapted such that generating the second parity code word comprises receiving a second input code word, and adding d-1 parity bits to the second input code word. 5. The encoding system of claim 4, wherein the parity encoder is further adapted such that the second input code word also incorporates information from the first DCF code word. 6. The encoding system of claim 4, wherein the parity encoder is further adapted such that the second input code word incorporates information from the second DCF code word. 7. The encoding system of claim 3, wherein the parity encoder is further adapted such that generating the first parity code word further comprises selecting a first residue r 1, wherein the d- 1 parity bits added to the first input code word are such that a base of the first parity code word is congruent to r1 modulo d. 8. The encoding system of claim 7, wherein the parity encoder is further adapted such that the base of the first parity code word is the digital sum of the first input code word. 9. The encoding system of claim 3, wherein the parity encoder is further adapted such that generating the second parity code word comprises receiving a second input code, and adding d-1 parity bits to the second input code word. 10. The encoding system of claim 2, wherein the parity encoder is further adapted such that generating the first interleaved parity code word comprises re-ordering bits of the first parity code word and of the second parity code according to a pseudorandom rule. 11. The encoding system of claim 2, wherein the parity encoder is further adapted such that generating the first interleaved parity code word comprises re-ordering bits of the first parity code word and of the second parity code word according to a bit-wise rule. 12. The encoding system of claim 1, wherein the DCF encoder is further adapted such that the first DCF code word comprises a number n bits, and the maximum absolute value is less than 2*n. 13. The encoding system of claim 12, wherein the DCF encoder is further adapted such that n is an integer from the range of 2 through 200. 14. The encoding system of claim 13, wherein the DCF encoder is further adapted such that n is an integer from the range of 8 through 20. 15. The encoding system of claim 13, wherein the DCF encoder is further adapted such that n is an integer from the range of 21 through 80. 16. The encoding system of claim 12, wherein the DCF encoder is further adapted such that the maximum absolute value is n. 17. The encoding system of claim 12, wherein the DCF encoder is further adapted such that the first data sequence comprises n-1 bits of data relative to the number n defined by the DCF encoder. 18. The encoding system of claim 1, further comprising an RLL encoder operatively coupled to the DCF encoder, wherein the RLL encoder is adapted to receive an RLL input data sequence, and to generate a first RLL code word, wherein the first data sequence, received by the DCF encoder, incorporates information from the first RLL code word. 19. The encoding system of claim 18, further comprising a transition precoder operatively coupled to the RLL encoder and to the DCF encoder, wherein the transition precoder is adapted to receive the first RLL code word, and to generate a transition precoded code word incorporating information from the first RLL code word, wherein the DCF encoder is further adapted such that the first data sequence, received by the DCF encoder, incorporates information from the first transition precoded code word. 20. The encoding system of claim 18, wherein the RLL encoder is further adapted such that a run length limit k of the first RLL code word is an integer from the range of 4 through 100. 21. The encoding system of claim 1, further comprising a decoder adapted to receive the interleaved parity code word from the channel, and to generate a read signal incorporating information from the interleaved parity code word. 22. The encoding system of claim 21, wherein the read signal is substantially similar to the first data sequence. 23. The encoding system of claim 1, wherein the parity encoder is further adapted to generate at least two parity bits as a function of the DCF code word, and to generate the first interleaved parity code word incorporating the parity bits therein. 24. The encoding system of claim 1, wherein the parity encoder is further adapted to generate a second interleaved parity code word incorporating information from the first DCF code word, and to provide the second interleaved parity code word to a channel. 25. The encoding system of claim 1, further comprising a transition precoder operatively coupled to the DCF encoder, wherein the transition precoder is adapted to receive a transition precoder input code word, and to generate a transition precoded data word, wherein the first data sequence, received by the DCF encoder, incorporates information from the first transition precoded data word. 26. A method for encoding a data sequence, comprising the steps of: receiving a first data sequence by a DCF encoder; generating a first DCF code word, incorporating information from the first data sequence and a pre-existing running digital sum, by the DCF encoder; generating a new running digital sum, incorporating information from the first data sequence and a pre-existing running digital sum, by the DCF encoder, wherein the new running digital sum is limited to a maximum absolute value; receiving the first DCF code word from the DCF encoder, by a parity encoder; generating a first interleaved parity code word, incorporating information from the first DCF code word, by the interleaved parity code word; and providing the first interleaved parity code word to a channel. 27. The method for encoding a data sequence of claim 26, further comprising the steps of: receiving a first input data sequence by an RLL encoder; and generating a first RLL code word by the RLL encoder, wherein the first data sequence, received by the DCF encoder, incorporates information from the first RLL code word. 28. The method for encoding a data sequence of claim 26, further comprising the steps of: receiving a first input data sequence by a transition precoder; and generating a first transition precoded data word, wherein the first data sequence, received by the DCF encoder, incorporates information from the first transition precoded data word.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (23)
Shim, Jae-seong; Kim, Ki-hyun; Park, Hyun-soo; Mahboob, Iqbal; Jung, Kiu-hae, Coding and decoding method of suppressing DC component in codestream.
Gregory E. Bottomley ; Rajaram Ramesh, Digital communication systems and methods for differential and/or amplitude encoding and decoding secondary symbols.
Bliss William G. ; Zook Christopher P. ; Behrens Richard T., Disk storage system employing error detection and correction of channel coded data, interpolated timing recovery, and retroactive/split-segment symbol synchronization.
Hinedi Sami M. ; Griep Karl R. ; Million Samson, Punctured serial concatenated convolutional coding system and method for low-earth-orbit satellite data communication.
Louderback, Duane, Method, system and apparatus for hybrid optical and electrical pumping of semiconductor lasers and LEDs for improved reliability at high temperatures.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.