Multi-channel bi-directional bus network with direction sideband bit for multiple context processing elements
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/17
G06F-015/16
출원번호
US-0828039
(2004-04-20)
발명자
/ 주소
Mirsky,Ethan
French,Robert
Eslick,Ian
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Christie, Parker &
인용정보
피인용 횟수 :
0인용 특허 :
24
초록▼
A method and an apparatus for configuration of multiple context processing elements (MCPEs) are described. The method and an apparatus is capable of selectively transmitting data over a bidirectional shared bus network including a plurality of channels between pairs of MCPEs in the networked array.
A method and an apparatus for configuration of multiple context processing elements (MCPEs) are described. The method and an apparatus is capable of selectively transmitting data over a bidirectional shared bus network including a plurality of channels between pairs of MCPEs in the networked array. The method and an apparatus then selectively transmits a sideband bit indicating a direction in which the data is transmitted in the shared bus network.
대표청구항▼
What is claimed is: 1. A method for dynamically operating a networked array of multiple context processing elements (MCPEs), the method comprising: selectively transmitting data over a bidirectional shared bus network, wherein the bidirectional shared bus network comprises a plurality of channels b
What is claimed is: 1. A method for dynamically operating a networked array of multiple context processing elements (MCPEs), the method comprising: selectively transmitting data over a bidirectional shared bus network, wherein the bidirectional shared bus network comprises a plurality of channels between pairs of MCPEs in the networked array; and selectively transmitting a sideband bit, wherein the sideband bit indicates a direction in which the data is transmitted in the shared bus network. 2. The method of claim 1, wherein the shared bus network comprises a shared bus switch structure, and a broadcast network broadcasts configuration data for configuring the switch structure. 3. The method of claim 1, further comprising selectively transmitting first signals over a local area broadcast network between MCPEs, wherein the first signals comprise bit-oriented control signals for controlling respective MCPEs. 4. The method of claim 1, further comprising selectively transmitting second signals over a switched interconnect network between MCPEs, wherein the second signals comprise data, instructions, and addresses of MCPEs within a local group. 5. The method of claim 1, wherein the data comprises configuration data for configuration of MCPEs, instructions and addresses of MCPEs. 6. The method of claim 1, wherein a first sideband bit is transmitted in a first direction and a second sideband bit is transmitted in a second direction, the method further comprising generating an error signal when the first and second sideband bits are driven simultaneously. 7. The method of claim 1, wherein the data is transmitted during execution of a present function by at least one MCPE of the networked array. 8. The method of claim 4, further comprising selecting an active configuration for at least one of the plurality of multiple context processing elements when a masked virtual identification of the at least one of the plurality of MCPEs corresponds to an address of the addresses of MCPEs in the second signal. 9. The method of claim 4, further comprising: assigning a physical identification (PID) and a virtual identification (VID) to each of a plurality of MCPEs in the networked array; transmitting configuration data for configuration of at least one MCPE, instruction, an address of the at least one MCPE, and an address mask; comparing the virtual identification masked with the address mask to addresses of MCPEs; and selecting an active configuration for the at least one of the plurality of MCPEs and manipulating the MCPE when the masked virtual identification of the at least one of the plurality of MCPEs corresponds to the address. 10. The method of claim 9, wherein manipulating is selected from the group comprising setting a finite state machine state, setting a programmable run context, setting a reset context, and setting a stall context. 11. A system for dynamically operating a networked array of multiple context processing elements (MCPEs), comprising: data selectively transmitted over a shared bus network, wherein the shared bus network comprises a plurality of channels between pairs of MCPEs in the networked array; and a sideband bit selectively transmitted, wherein the sideband bit indicates a direction in which the data is transmitted in the shared bus network. 12. The system of claim 11, wherein the shared bus network comprises a shared bus switch structure, and a broadcast network broadcasts configuration data for configuring the shared bus switch structure. 13. The system of claim 11, further comprising first signals selectively transmitted over a local area broadcast network between MCPEs, wherein the first signals comprise bit-oriented control signals for controlling respective MCPEs. 14. The system of claim 11, further comprising second signals selectively transmitted over a switched interconnect network between MCPEs, wherein the second signals comprise data, instructions, and addresses of MCPEs within a local group. 15. The system of claim 11, wherein the data comprises configuration data for configuration of MCPEs, instructions and addresses of MCPEs. 16. The system of claim 11, further comprising a first sideband bit transmitted in a first direction and a second sideband bit transmitted in a second direction, and means for generating an error signal when the first and second sideband bits are driven simultaneously. 17. The system of claim 11, wherein the data is transmitted during execution of a present function by at least one MCPE of the networked array. 18. The system of claim 15, further comprising an active configuration for at least one of the plurality of multiple context processing elements selected when a masked virtual identification of the at least one of the plurality of MCPEs corresponds to an address of the addresses of MCPEs in the second signal. 19. The system of claim 15, further comprising: means for assigning a physical identification (PID) and a virtual identification (VID) to each of a plurality of MCPEs in the networked array; configuration data for configuration of at least one MCPE, instruction, an address of the at least one MCPE, and an address mask; means for comparing the virtual identification masked with the address mask to addresses of MCPEs; and means for selecting an active configuration for the at least one of the plurality of MCPEs and means for manipulating the MCPE when the masked virtual identification of the at least one of the plurality of MCPEs corresponds to the address. 20. The system of claim 19, wherein means for manipulating is selected from the group comprising means for setting a finite state machine state, means for setting a programmable run context, means for setting a reset context, and means for setting a stall context.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (24)
Mohamed Ahmed Hassan, Architecture and method for sharing TLB entries through process IDS.
Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
Cook Peter W. (Mount Kisco NY), IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to.
Pierce Kerry M. (Canby OR) Erickson Charles R. (Fremont CA) Huang Chih-Tsung (Burlingame CA) Wieland Douglas P. (Sunnyvale CA), Interconnect architecture for field programmable gate array using variable length conductors.
Guyer James M. (Marlboro MA) Epstein David I. (Framingham MA) Keating David L. (Holliston MA) Anderson Walker (Arlington MA) Veres James E. (Framingham MA) Kimmens Harold R. (Hudson MA), Method and apparatus for enhancing the operation of a data processing system.
Leung Wai-Bor (Wescosville PA), Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended fo.
Clermidy, Fabien; Collette, Thierry, Network of parallel processors to faults-tolerant towards said processors and reconfiguration method applicable to such a network.
Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.
Hayashi Kenichi (Kawasaki JPX) Chuang Isaac Liu (Prospect KY), Reconfigurable torus network having switches between all adjacent processor elements for statically or dynamically split.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.