An example method of controlling a data processing system having a cellular structure. The method includes transmitting a first configuration word to a first processing unit in the cellular structure. The method also includes processing data with the first processing unit in accordance with the firs
An example method of controlling a data processing system having a cellular structure. The method includes transmitting a first configuration word to a first processing unit in the cellular structure. The method also includes processing data with the first processing unit in accordance with the first configuration word. The method also includes transmitting a second configuration word to the first processing unit. The method also includes transmitting a reconfiguration signal to the first unit, the reconfiguration signal indicating that the first unit should begin processing data in accordance with the second configuration word. If the first processing unit has completed processing data in accordance with the first configuration word prior to when the reconfiguration signal is received by the first processing unit, data may be processed by the first processing unit in accordance with the second configuration word. If the first processing unit has not completed processing data in accordance with the first configuration word, data may continue to be processed with the first processing unit in accordance with the first configuration word.
대표청구항▼
What is claimed is: 1. A method of controlling a data processing system having a cellular structure, comprising: transmitting a first configuration word to a first processing unit in the cellular structure; processing data with the first processing unit in accordance with the first configuration w
What is claimed is: 1. A method of controlling a data processing system having a cellular structure, comprising: transmitting a first configuration word to a first processing unit in the cellular structure; processing data with the first processing unit in accordance with the first configuration word; transmitting a second configuration word to the first processing unit; transmitting a reconfiguration signal to the first unit, the reconfiguration signal indicating that the first unit should begin processing data in accordance with the second configuration word; if the first processing unit has completed processing data in accordance with the first configuration word prior to when the reconfiguration signal is received by the first processing unit, processing data with the first processing unit in accordance with the second configuration word; and if the first processing unit has not completed processing data in accordance with the first configuration word, continuing to process data with the first processing unit in accordance with the first configuration word. 2. The method of claim 1, further comprising: if the first processing unit has completed processing data in accordance with the first configuration word prior to when the reconfiguration signal is received by the first processing unit, sending an acknowledgment signal in response to the receipt of the reconfiguration signal. 3. The method of claim 1, further comprising: if the first processing unit has not completed processing data in accordance with the first configuration word, sending a rejection signal in response to the receipt of the reconfiguration signal. 4. The method of claim 1, wherein the reconfiguration signal is transmitted together with the second configuration word. 5. The method of claim 1, further comprising: storing the second reconfiguration word in the first processing unit prior to the processing of data with the first processing unit in accordance with the first configuration word, wherein the reconfiguration signal is transmitted after the processing of data with the first processing unit in accordance with the first configuration word has commenced. 6. The method of claim 1, further comprising: setting a state variable associated with the first processing unit to indicate the first processing unit is in a configured state prior to processing data with the first processing unit in accordance with the first configuration word. 7. The method of claim 6, further comprising: setting the state variable associated with the first processing unit to indicate the first processing unit is in an unconfigured state when processing of data with the first processing unit in accordance with the first configuration word has been completed. 8. The method of claim 7, further comprising: testing the state variable associated with the first processing unit when the reconfiguration signal is received by the first processing unit. 9. The method of claim 1, further comprising: transmitting a differential reconfiguration signal to the first processing unit. 10. The method of claim 9, further comprising: if the first processing unit is processing data in accordance with the first configuration word when the differential reconfiguration signal is received, terminating the processing of data by the first processing unit in accordance with the first configuration word and commencing processing of data by the first processing unit in accordance with the second configuration word. 11. The method according to claim 10, further comprising: sending an acknowledgment signal from the first processing unit if the first processing unit is processing data in accordance with the first configuration word when the differential reconfiguration signal is received by the first processing unit. 12. The method according to claim 9, further comprising: sending a rejection signal from the first processing unit if the first processing unit is not processing data in accordance a configuration word when the differential reconfiguration signal is received by the first processing unit. 13. The method of claim 1, further comprising: delaying the transmission of the configuration signal, the delay being sufficient to prevent the second configuration signal from arriving at the first processing unit before the first processing unit has completed processing data in accordance with the first configuration word. 14. The method of claim 1, further comprising: routing the transmission of the reconfiguration signal to the first processing unit via a first transmission path to the first processing unit that is longer than a shortest transmission path to the first processing unit, the first transmission path being selected so that the first transmission path is sufficiently long to ensure that the reconfiguration signal reaches the first processing unit after the processing of data by the first processing unit in accordance with the first configuration word has been completed. 15. The method according to claim 1, further comprising: sending a start signal to the first processing unit; beginning the processing of data in the first processing unit in accordance with the first configuration word when the start signal is received by the first processing unit. 16. A method of controlling a data processing system having a cellular structure, comprising: transmitting a first configuration word to a first processing unit in the cellular structure; setting a state variable associated with the first processing unit to a value indicative that the first processing unit is in a configured state; processing data with the first processing unit in accordance with the first configuration word; when the processing of data with the first processing unit in accordance with the first configuration word has been completed, setting the state variable associated with the first processing unit to a value indicative that the first processing unit is in an unconfigured state; transmitting a second configuration word to the first processing unit; transmitting a reconfiguration signal to the first unit, the reconfiguration signal indicating that the first unit should begin processing data in accordance with the second configuration word; if the state variable indicates the first processing unit is in an unconfigured state when the reconfiguration signal is received by the first processing unit, processing data with the first processing unit in accordance with the second configuration word; and if the first processing unit is in a configured state when the reconfiguration signal is received by the first processing unit, continuing to process data with the first processing unit in accordance with the first configuration word. 17. The method according to claim 16, further comprising: if the state variable indicates the first processing unit is in an unconfigured state when the reconfiguration signal is received by the first processing unit, sending an acknowledgment signal from the first processing unit in response to the reconfiguration signal. 18. The method according to claim 16, further comprising: if the first processing unit is in a configured state when the reconfiguration signal is received by the first processing unit, sending a rejection signal from the first processing unit in response to the reconfiguration signal. 19. The method according to claim 16, further comprising: transmitting a differential reconfiguration signal to the first processing unit; if the first processing unit is in an unconfigured state when the differential reconfiguration signal is received by the first processing unit, maintaining the first processing unit in an unconfigured state; and if the first processing unit is in a configured state, processing data with the first processing unit in accordance with the second configuration word. 20. The method according to claim 19, further comprising: sending an acknowledgment in response to the differential configuration signal, if the first processing unit is in a configured state when the differential configuration signal is received by the first processing unit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (235)
Winters Kel D. (Moscow ID) Owsley Patrick A. (Moscow ID) French Catherine A. (Moscow ID) Bode Robert M. (Moscow ID) Feeley Peter S. (Moscow ID), Adaptive data compression system with systolic string matching logic.
Chin Danny ; Peters ; Jr. Joseph Edward ; Taylor ; Jr. Herbert Hudson, Advanced massively parallel computer with a secondary storage device coupled through a secondary storage interface.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
Dapp Michael Charles ; Dieffenderfer James Warren ; Miles Richard Ernest ; Nier Richard Edward ; Smoral Vincent John ; Stupp James Robert, Advanced parallel array processor computer package.
Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Kogge Peter M. (Endicott NY) Kuchinski Dav, Advanced parallel array processor(APAP).
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Cruickshank Ancil B. (Earlysville VA) Davis Richard K. (Crozet VA), Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respect.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
Horst Robert W. (2804 Robeson Park Dr. Champaign IL 61821), Cell structure for linear array wafer scale integration architecture with capability to open boundary I/O bus without ne.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
Shaila Hanrahan ; Christopher E. Phillips, Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit.
Ardini ; Jr. Joseph L. (Needham MA) Beckwith Robert F. (Framingham MA) Chen Chi-Ping (Framingham MA) Rodman Paul K. (Ashland MA), Data processing system and method having an improved arithmetic unit.
Trimberger Stephen M., Data processing system using configuration select logic, an instruction store, and sequencing logic during instruction execution.
Kinerk Keith E. (Austin TX) Magliocco Joseph P. (Austin TX) Quan Hoang K. (Austin TX) Pena David A. (Austin TX), Data processor for executing a fuzzy logic operation and method therefor.
Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA), Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and.
Kemeny Sabrina E. (La Crescenta CA) Fossum Eric R. (La Crescenta CA) Nixon Robert H. (Shadow Hills CA), Digital parallel processor array for optimum path planning.
Steenstra Mark Evan (Mesa AZ) Gehman ; Jr. John Bartholomew (Trophy Club TX) Acosta ; Jr. Ascencion Chapapro (Mesa AZ), Dynamic instruction allocation for a SIMD processor.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
Agrawal Om P. (Los Altos CA) Ilgenstein Kerry A. (Austin TX), Flexible synchronous/asynchronous cell structure for a high density programmable logic device.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Young Steven P. ; Chaudhary Kamal ; Bapat Shekhar ; Krishnamurthy Sridhar ; Costello Philip D., High speed bus with tree structure for selecting bus driver.
Mott Richard B. (Ringoes NJ) Waldman Charles G. (Allston MA) Ungar Daniel E. (Blauvelt NY), Highly sensitive nuclear spectrometer apparatus and method.
Shimomura Tetsuya,JPX ; Murabayashi Fumio,JPX ; Shimamura Kotaro,JPX ; Kanekawa Nobuyasu,JPX ; Hotta Takashi,JPX, Information processing system and logic LSI, detecting a fault in the system or the LSI, by using internal data process.
Evan Shabtai (Saratoga CA) Sander Wendell B. (Los Gatos CA), Input/output section for an intelligent cell which provides sensing, bidirectional communications and control.
Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Gilson Kent L. (Salt Lake City UT), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Richek Martin D. (Houston TX) Gready Robert S. (Houston TX) Jones Curtis R. (Cypress TX), Interactive method for configuration of computer system and circuit boards with user specification of system resources a.
Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Pechanek Gerald G. (Endwell NY) Vassiliadis Stamatis (Vestal NY) Delgado-Frias Jose G. (Vestal NY), Learning machine synapse processor system apparatus.
Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module with configurable combinational and sequential blocks.
Norman Richard S.,CAX ITX J0E 2K0, Massively-parallel processor array with outputs from individual processors directly to an external device without involv.
Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont.
Ethan Mirsky ; Robert French ; Ian Eslick, Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements.
Liu Dick L. (Saratoga CA) Li Jeong-Tyng (Cupertino CA) Huang Thomas B. (San Jose CA) Choi Kenneth S. K. (San Jose CA), Method and apparatus for debugging reconfigurable emulation systems.
Rodgers Scott Dion ; Vidwans Rohit ; Huang Joel ; Fetterman Michael A. ; Huck Kamla, Method and apparatus for generating event handler vectors based on both operating mode and event type.
Matter Eugene P. (Folsom CA) Sotoudeh Yahya S. (Santa Clara CA) Mathews Gregory S. (Boca Raton FL), Method and apparatus for independently stopping and restarting functional units.
Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for position independent reconfiguration in a network of multiple context processing elements.
Agarwal Ramesh C. (Yorktown Heights NY) Groves Randall D. (Austin TX) Gustavson Fred G. (Briarcliff Manor NY) Johnson Mark A. (Austin TX) Olsson Brett (Round Rock TX), Method and system for dynamically reconfiguring a register file in a vector processor.
Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Method for compiling high level programming languages into an integrated processor with reconfigurable logic.
Weisenborn Gerald M. (Ruckersville VA), Method for converting a programmable logic controller hardware configuration and corresponding control program for use o.
Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
Pickett Scott K. (San Jose CA) Luich Thomas M. (Campbell CA) Swift ; IV Arthur L. (Welches OR), Method for operating a multiple page programmable logic device.
Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
Bozler Carl O. ; Drangmeister Richard G. ; Parr Robert J. ; Kushner Lawrence J., Microelectro-mechanical system actuator device and reconfigurable circuits utilizing same.
Kolchinsky Alexander (Andover MA), Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of da.
Agrawal Om P. (San Jose CA) Landers George H. (Mountain View CA) Schmitz Nicholas A. (Cupertino CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Multiple array high performance programmable logic device family.
Allen James C. (San Jose CA) Bartlett Wendy B. (Los Altos CA) Johnson Hoke S. (San Jose CA) Fisher Steven D. (Belmont MA) Larson Richard O. (Fremont CA) Peck John C. (Mountain View CA), Multiprocessor multisystem communications network.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
Markkula ; Jr. Armas C. ; Sander Wendell B. ; Evan Shabtai ; Smith Stephen B. ; Twitty William B., Network and intelligent cell for providing sensing, bidirectional communications and control.
Watson James A. (Santa Clara CA) McClintock Cameron R. (Mountain View CA) Randhawa Hiten S. (Santa Clara CA) Li Ken M. (Santa Clara CA) Ahanin Bahram (Cupertino CA), PLD with selective inputs from local and global conductors.
Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system using a plurality of processing elements to process data and a plurality of trays connec.
Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system which efficiently performs matrix and neurocomputer operations, in a negligible data tra.
Holsztynski Wlodzimierz (Mountainview CA) Benton Richard W. (Altamonte Springs FL) Johnson W. Keith (Goleta CA) McNamara Robert A. (Orlando FL) Naeyaert Roger S. (Plano TX) Noden Douglas A. (Orlando , Parallel data processor.
Ewert Alfred P. (1088 Park Ave. New York NY 10022), Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing.
Hillis W. Daniel (Brookline MA), Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and.
Magar Surender S. (Colorado Springs CO) Fleming Michael E. (Colorado Springs CO) Shen Shannon N. (Colorado Springs CO) Kishavy Kevin M. (Colorado Springs CO) Furman Christopher D. (Colorado Springs C, Pipelined combination and vector signal processor.
Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
Jackson James H. (Cary) Lee Ming-Chih (Cary NC), Processor array with relocated operand physical address generator capable of data transfer to distant physical processor.
Bouvier Daniel (Austin TX) Chan Wai-ming R. (Austin TX), Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof.
Bock Gnther (Kmmersbruck DEX) Macht Helmut (Kmmersbruck DEX) Wombacher Christof (Amberg DEX) Prechtl Manfred (Nabburg DEX) Lengemann Andre (Edelsfeld DEX), Programmable control system including a logic module and a method for programming.
Flood Mark A. (1330 Worton Blvd. Mayfield Heights OH 44124) White Clay T. (26151 Lakeshore Blvd. ; #1220 Euclid OH 44132), Programmable controller with time periodic communication.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array device having cascaded means for function definition.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
Yamaura Shinichi (Takarazuka JPX) Yasui Takashi (Toyonaka JPX) Yoshioka Keiichi (Sanda JPX), Programmable logic array and data processing unit using the same.
Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA) Leong William (San Francisco CA), Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks.
Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic array with local and global conductors.
Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array.
Ahanin Bahram (Cupertino CA) Balicki Janusz K. (San Jose CA) Kiani Khusrow (Oakland CA) Leong William (San Francisco CA) Li Ken-Ming (Santa Clara CA) Nouban Bezhad (Fremont CA), Programmable logic device having fast programmable logic array blocks and a central global interconnect array.
Hung Lawrence C. (Los Gatos CA) Erickson Charles R. (Fremont CA), Programmable logic device including a parallel input device for loading memory cells.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundarajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford TX GB2) Guttag Karl M. (Missouri City TX), Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining proc.
McGee Cindy R. ; Hester Garyl L. ; DeNardo John ; Hester Kenneth W. ; Gibbons Tami J. ; Staff Bradley J., Resource type prioritization in generating a device configuration.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Sequencer for a time multiplexed programmable logic device.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
Zandveld Frederik (Hulsberg NLX) Wendt Matthias (Wurselen DEX) Janssens Marcel D. (Palo Alto CA), Sparc RISC based computer system including a single chip processor with memory management and DMA units coupled to a DRA.
Phillips James E. (Binghamton NY) Blaner Bartholomew (Newark Valley NY) Vassiliadis Stamatis (Vestal NY), Status predictor for combined shifter-rotate/merge unit.
Mark J. Foster ; Saifuddin T. Fakhruddin ; James L. Walker ; Matthew B. Mendelow ; Jiming Sun ; Rodman S. Brahman ; Michael P. Krau ; Brian D. Willoughby ; Michael D. Maddix ; Steven L. Belt, Suspend/resume capability for a protected mode microprocesser.
Feeney James W. (Endicott NY) Jabusch John D. (Endwell NY) Lusch Robert F. (Vestal NY) Olnowich Howard T. (Endwell NY) Wilhelm ; Jr. George W. (Endwell NY), Switch network extension of bus architecture.
Pitts William M. (780 Mora Dr. Los Altos CA 94024), System for accessing distributed data cache channel at each network node to pass requests and data.
Frankle Jon A. (San Jose CA) Chene Mon-Ren (Cupertino CA), Timing driven method for laying out a user\s circuit onto a programmable integrated circuit device.
Selvidge Charles W. (Charlestown MA) Dahl Matthew L. (Cambridge MA), Transition analysis and circuit resynthesis method and device for digital circuit modeling.
Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
Schmidt Ulrich (Freiburg DEX) Caesar Knut (Gundelfingen DEX), Wavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake.
Inuo, Takeshi; Nishino, Kengo; Kajihara, Nobuki, Indirect designation of physical configuration number as logical configuration number based on correlation information, within parallel computing.
Hill, Ralph D., Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.