$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of manufacturing an enhanced thermal dissipation integrated circuit package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/48
  • H01L-021/02
  • H01L-023/10
  • H01L-023/02
  • H05K-007/20
출원번호 US-0803782 (2004-03-18)
발명자 / 주소
  • Combs,Edward G.
  • Sheppard,Robert P.
  • Pun,Tai Wai
  • Ng,Hau Wang
  • Fan,Chun Ho
  • McLellen,Neil Robert
출원인 / 주소
  • ASAT Limited
대리인 / 주소
    Milbank, Tweed, Hadley &
인용정보 피인용 횟수 : 25  인용 특허 : 108

초록

In one aspect, the present invention relates to a method of manufacturing an integrated circuit package, the method including installing a carrier onto a substrate, attaching a semiconductor die to the substrate, and aligning an assembly over the semiconductor die, wherein the assembly includes a he

대표청구항

What is claimed is: 1. A method of manufacturing an integrated circuit package, comprising: installing a carrier onto an upper surface of a substrate, wherein said carrier defines a cavity; attaching a semiconductor die to said upper surface of said substrate within said cavity of said carrier; ali

이 특허에 인용된 특허 (108)

  1. Bhattacharyya Bidyut K. (Chandler AZ) Mallik Debendra (Chandler AZ) Ban Syunsuke (Hyogo JPX) Takikawa Takatoshi (Hyogo JPX) Yamanaka Shosaku (Hyogo JPX), Advance multilayer molded plastic package using mesic technology.
  2. Bernier William Emmett ; Gaynes Michael Anthony ; Memis Irving ; Shaukatuallah Hussain, Attaching heat sinks directly to flip chips and ceramic chip carriers.
  3. Bond Robert H. (Plano TX) Hundt Michael J. (Double Oak TX), Ball grid array integrated circuit package with high thermal conductivity.
  4. Newman Robert ; Lee Chu-Chung, Ball grid array package having thermoelectric cooler.
  5. Mostafazadeh Shahram ; Smith Joseph O., Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same.
  6. Kirkland Janet ; Schneider Mark R., Ball grid array package with inexpensive threaded secure locking mechanism to allow removal of a threaded heat sink th.
  7. Tao Su,TWX ; Wu Chin-Long,TWX ; Huang Tai-Chun,TWX ; Huang Han-Hsiang,TWX ; Chen Shih-Kuang,TWX ; Chao Shin-Hua,TWX, Ball grid array semiconductor package having improved heat dissipation efficiency, overall electrical performance and enhanced bonding capability.
  8. Shim Il Kwon,KRX ; Heo Young Wook,KRX, Ball grid array semiconductor package with improved heat dissipation and dehumidification effect.
  9. Shim Il Kwon,KRX ; Heo Young Wook,KRX, Ball grid array semiconductor package with ring-type heat sink.
  10. Hidenori Kimbara JP; Nobuyuki Ikeguchi JP; Katsuji Komatsu JP, Ball grid array type printed wiring board having exellent heat diffusibility and printed wiring board.
  11. Sherif Raed ; Toy Hilton T. ; Womac David J., Chip assembly with load-bearing lid in thermal contact with the chip.
  12. Glenn Thomas P. ; Hollaway Roy D.,PHX, Chip-size semiconductor packages.
  13. Ewer Peter R.,GB2, Crushable bead on lead finger side surface to improve moldability.
  14. Daves Glenn G. ; Edwards David L., Customizable lid for improved thermal performance of modules using flip chips.
  15. Ference Thomas G. ; Howell Wayne J. ; Sprogis Edmund J., Dual chip with heat sink.
  16. Glenn Thomas P., Electromagnetic interference shield driver and method.
  17. Li ji-Ming,TWX, Electronic device cooling arrangement.
  18. Niones Eulogia A. ; Kham Nhun Thun ; Bancod Ludovico ; Choi Yeon Ho,KRX ; Crowley Sean T., Electronic device package and leadframe and method for making the package.
  19. Glenn Thomas P., Electrostatic discharge protection package and method.
  20. Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
  21. Fan Nelson,HKX ; McLellan Neil,HKX, Exposed die leadless plastic chip carrier.
  22. Chien-Ping Huang TW; Tzong-Da Ho TW; Cheng-Hsu Hsiao TW, Fabricating method for semiconductor package.
  23. Glenn Thomas P., Flip-chip micromachine package fabrication method.
  24. Long Jon (Livermore CA) Schneider Mark (San Jose CA) Patil Sadanand (San Jose CA), Heat sink for semiconductor device assembly.
  25. Li Ji-Ming,TWX, Heat spreader for ball grid array package.
  26. Lai Jeng Yuan,TWX ; Huang Chien Ping,TWX, Heat-dissipating structure for integrated circuit package.
  27. Combs Edward G. (Foster City CA), High power dissipation plastic encapsulated package for integrated circuit die.
  28. Ackermann Karl-Peter (Niederrohrdorf CHX) Berner Gianni (Baden CHX), Highly integrated circuit and method for the production thereof.
  29. Sheppard Robert P. ; Combs Edward G., Integrated carrier ring/stiffener and method for manufacturing a flexible integrated circuit package.
  30. Kikuchi Tatsuro (booth of Hirakata JPX) Uenishi Yoshitsugu (booth of Hirakata JPX), Integrated circuit device and manufacturing method thereof.
  31. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package.
  32. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  33. Combs Edward G. ; Sheppard Robert, Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly.
  34. Glenn Thomas P. (Gilbert AZ) Molnar Ronald J. (Phoenix AZ) Hollaway Roy Dale (Paranaque PHX), Interdigitated wirebond programmable fixed voltage planes.
  35. Yasunaga, Shoshi; Sugimoto, Jun, Lead frame for a semiconductor device and method of manufacturing a semiconductor device.
  36. Neil McLellan HK; Nelson Fan HK, Leadless plastic chip carrier with etch back pad singulation.
  37. Jaime Bayan ; Peter Howard Spalding ; Harry Cheng Hong Kam MY; Ah Lek Hu MY; Sharon Mei Wan Ko MY; Santhiran Nadarajah MY; Aik Seng Kang MY; Yin Yen Bong MY, Low inductance leadless package.
  38. Neil McLellan HK; Chun Ho Fan HK; Kwok Cheung Tsang HK; Pik Ling Lau HK, Metal foil laminated IC package.
  39. Glenn Thomas P. (Phoenix AZ) Hollaway Roy D. (Metro Manila PHX), Method for applying flux to ball grid array package.
  40. Culnane Thomas Moran (Lanesboro PA) Gaynes Michael Anthony (Vestal NY) Seto Ping Kwong (Endicott NY) Shaukatullah Hussain (Endwell NY), Method for attaching heat sinks directly to chip carrier modules using flexible-epoxy.
  41. Egitto Frank D. ; Gaynes Michael A. ; Kodnani Ramesh R. ; Matienzo Luis J. ; Pierson Mark V., Method for bonding heat sinks to overmolds and device formed thereby.
  42. Golwalkar Suresh V. (Folsom CA) Foehringer Richard (Fair Oaks CA) Wentling Michael (Cameron Park CA) Takatsuki Ryo (Ibaraki JPX) Kawashima Shigeo (Kitakyusyu JPX), Method for constructing a dual sided, wire bonded integrated circuit chip package.
  43. Shin Won Sun,KRX, Method for fabricating a heat sink-integrated semiconductor package.
  44. Marrs Robert C. (Scottsdale AZ), Method for forming a semiconductor device having a thermal dissipator and electromagnetic shielding.
  45. Steffen Francis (Rousset FRX), Method of encapsulating an integrated circuit using a punched metal grid attached to a perforated dielectric strip.
  46. Glenn Thomas P. ; Hollaway Roy D.,PAX ; Panczak Anthony E., Method of making an integrated circuit package.
  47. Glenn Thomas P., Method of making an integrated circuit package employing a transparent encapsulant.
  48. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  49. Chien Ping Huang TW; Tzong-Da Ho TW; Cheng-Hsu Hsiao TW, Method of making semiconductor package with heat spreader.
  50. Fjelstad Joseph, Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer.
  51. Hoffman Paul, Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package.
  52. Jouvet Adrien (Colomiers FRX) Duvois Eric (Toulouse FRX), Micropackage for identification card.
  53. Zimmerman Michael A. (North Andover MA), Molded circuit package having heat dissipating post.
  54. Combs, Edward G., Molded plastic package with heat sink and enhanced electrical performance.
  55. Karnezos Marcos ; Chang S. C. ; Combs Edward G. ; Fahey John R., Molded plastic package with heat sink and enhanced electrical performance.
  56. Glenn Thomas P. ; Webster Steven, Molded window array for image sensor packages.
  57. Glenn Thomas P., Mounting for a semiconductor integrated circuit device.
  58. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  59. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  60. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  61. Glenn Thomas P., Optical sensor array mounting and alignment.
  62. Sato Takeshi,JPX ; Sakaguchi Kenichi,JPX ; Tokunaga Hiromi,JPX, Package for semiconductor device having frame-like molded portion and producing method of the same.
  63. Templeton ; Jr. Thomas H. ; Hodge Robin H., Package integrated circuit having thermal enhancement and reduced footprint size.
  64. DiStefano ThomasH., Packaged microelectronic elements with enhanced thermal conduction.
  65. Glenn Thomas P. ; Jewler Scott J. ; Roman David ; Yee J. H.,KRX ; Moon D. H.,KRX, Plastic integrated circuit device package and leadframe having partially undercut leads and die pad.
  66. Glenn Thomas P., Plastic package for an optical integrated circuit device and method of making.
  67. Mostafazadeh Shahram ; Smith Joseph O., Plastic package with exposed die.
  68. Glenn Thomas P. (Gilbert AZ) Holloway Roy D. (Sucat PHX), Plastic packaged integrated circuit with heat spreader.
  69. Sankhagowit Thanomsak (Sunnyvale CA), Pre-testable semiconductor die package.
  70. Juskey, Frank J.; McMillan, John R.; Huemoeller, Ronald P., Printed circuit board with integral heat sink for semiconductor package.
  71. Stampfli Jean-Marcel (Le Landeron CHX), Process for manufacturing electronic modules for microcircuit cards.
  72. Urushima Michitaka (Tokyo JPX), Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps.
  73. Glenn Thomas P., RF shielded device.
  74. Jackson Sydney (Hayfield EN) Shepherd Alan Arthur (Bramhall EN), Related to the manufacture of lead frames and the mounting of semiconductor devices thereon.
  75. Yamaguchi Yukio,JPX, Resin encapsulated semiconductor device having a reduced thickness and improved reliability.
  76. Long Jon M. (Livermore CA) Steidl Michael J. (San Jose CA), Rigid strip carrier for integrated circuits.
  77. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  78. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  79. Yamaguchi Tadashi (Tokyo JPX), Semiconductor device having a particular conductive lead structure.
  80. Marrs Robert C. (Scottsdale AZ), Semiconductor device having a thermal dissipator and electromagnetic shielding.
  81. Ichikawa Seiji,JPX ; Umemoto Takeshi,JPX ; Nishibe Toshiaki,JPX ; Sato Kazunari,JPX ; Tsubota Kunihiko,JPX ; Suga Masato,JPX ; Nishimura Yoshikazu,JPX ; Okahira Keita,JPX ; Miya Tatsuya,JPX ; Kitakog, Semiconductor device having lead terminals bent in J-shape.
  82. Kawahara Toshimi (Kawasaki JPX) Nakaseko Shinya (Kawasaki JPX) Osawa Mitsunada (Kawasaki JPX) Taniguchi Shinichirou (Kagoshima JPX) Osumi Mayumi (Kawasaki JPX) Ishiguro Hiroyuki (Kawasaki JPX) Katoh , Semiconductor device having resin gate hole through substrate for resin encapsulation.
  83. Tomita Yoshihiro,JPX, Semiconductor device including a heat radiation plate.
  84. Kweon Young Do,KRX ; Lee Kyu Jin,KRX ; Choi Wan Gyan,KRX, Semiconductor device package structure having column leads and a method for production thereof.
  85. Mennitt Timothy J. (Cedar Park TX) Warren John P. (Austin TX) Sloan James W. (Austin TX), Semiconductor device with test-only contacts and method for making the same.
  86. Cain Earl S. (Napa CA), Semiconductor die packages having lead support frame.
  87. WonSun Shin KR; DoSung Chun TH; SangHo Lee KR; SeonGoo Lee KR; Vincent DiCaprio, Semiconductor package and method for fabricating the same.
  88. Chiang Cheng Lien,TWX ; Lee Rong Shen,TWX ; Wang Hsing Seng,TWX, Semiconductor package for improving the capability of spreading heat.
  89. Heung-su Gang KR, Semiconductor package having implantable conductive lands and method for manufacturing the same.
  90. Shin Won Sun,KRX ; Lee Won Kyun,KRX, Semiconductor package including heat sink with layered conductive plate and non-conductive tape bonding to leads.
  91. Brooks Mike ; Moden Walter L., Semiconductor package with heat sink and method of fabrication.
  92. Glenn Thomas P., Shielded surface acoustical wave package.
  93. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Solder ball joint.
  94. Mertol Atila, Stiffener ring attachment with holes and removable snap-in heat sink or heat spreader/lid.
  95. Mertol Atila, Stiffener with integrated heat sink attachment.
  96. S. Gabriel R. Dosdos ; Joel J. Orona ; Daniel C. Nuez, Structure and method of testing failed or returned die to determine failure location and type.
  97. Andros Frank E. ; Gaynes Michael A. ; Shaukatullah Hussain ; Storr Wayne R., Structure for removably attaching a heat sink to surface mount packages.
  98. Ettehadieh Ehsan ; Kaul Sunil ; Malladi Dev, Thermal management enhancements for cavity packages.
  99. Misra Sanjay, Thermally conductive interface layers.
  100. Zhuo Qizhuo ; Harris Ronald M. ; Skovran Dennis C. ; Lightner Leo F. ; Randall Michael S. ; Stygar Vernon E., Thermally conductive thermoplastic.
  101. Tao Su,TWX ; Huang Han-Hsiang,TWX ; Chen Kun-Ching,TWX ; Lee Chun-Chi,TWX, Thermally enhanced BGA package.
  102. McMillan John R. (Southlake TX) Maslakow William H. (Lewisville TX) Castro Abram M. (Fort Worth TX), Thermally enhanced chip carrier package.
  103. Jiang Tongbi ; Johnson Mark S., Thermally enhanced semiconductor package.
  104. Massingill Thomas J. (Scotts Valley CA), Thin cavity down ball grid array package based on wirebond technology.
  105. Crowley Sean Timothy ; Boland Bradley David, Thin leadframe-type semiconductor package having heat sink with recess and exposed surface.
  106. Lee Shaw W. (Cupertino CA) Panczak Anthony E. (Sunnyvale CA) Belani Jagdish G. (Cupertino CA), Ultra thin ball grid array using a flex tape or printed wiring board substrate and method.
  107. Elsner Peter,CHX, Use of melatonin for the treatment of androgenetic alopecia.
  108. Atwood Eugene R. ; Benenati Joseph A. ; Dankelman James J. ; Quinones Horatio ; Puttlitz Karl J. ; Kastberg Eric J., Zero force heat sink.

이 특허를 인용한 특허 (25)

  1. Mohammed, Anwar A.; Chew, Soon Ing; Komposch, Alexander; Andrada, Christian, Air cavity package with copper heat sink and ceramic window frame.
  2. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  3. Shim, Il Kwon; Ramakrishna, Kambhampati; Sahakian, Diane; Chow, Seng Guan; Filoteo, Jr., Dario S.; Ararao, Virgil Cotoco, Array-molded package heat spreader and fabrication method therefor.
  4. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  5. Hsu, Han Cheng; Yeh, Ting Chang, Chip package device and manufacturing method thereof.
  6. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Integrated circuit (IC) package stacking and IC packages formed by same.
  7. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interconnect structure and formation for package stacking of molded plastic area array package.
  8. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interposer for die stacking in semiconductor packages and the method of making the same.
  9. Khan, Rezaur Rahman; Wang, Ken Jian Ming, Lead frame-BGA package with enhanced thermal performance and I/O counts.
  10. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Leadframe IC packages having top and bottom integrated heat spreaders.
  11. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Method and apparatus for no lead semiconductor package.
  12. Nuanwan, Suweat; Tayaphat, Prayoch; Itdhiamornkulchai, Apichai, Method and apparatus to prevent double semiconductor units in test socket.
  13. Sekowski, Daniel; Carpenter, Frederick Lloyd; Hand, Mark Anthony; Bachl, Bernhard; Bienek, Bernd; Cladders, Olaf; Dieker, Henning; Miesner, Christian; Schopmann, Lothar; Zimmer, Herfried, Method for making an electronic apparatus having an encapsulating layer within and outside of a molded frame overlying a connection arrangement on a circuit board.
  14. Houle, Sabina J.; Mellody, James P., Method of making microelectronic package using integrated heat spreader stiffener panel and microelectronic package formed according to the method.
  15. Zhao, Sam Ziqun; Khan, Reza ur Rahman, Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages.
  16. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in leadframe integrated circuit (IC) packages.
  17. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  18. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  19. Yee, Mow Lum; Wong, Chee Heng; Choong, Shang Yan; Lau, Kam Chuan; Goh, Kok Siang; Liew, Voon Joon; Yip, Chee Sang; Lee, Say Yeow, Multiple row exposed leads for MLP high density packages.
  20. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  21. Chong, Sek Hoi; Yeong, Shee Min; Koh, Danny Cher Hau; Wong, Eugene Kai Poh, Panel level methods and systems for packaging integrated circuits with integrated heat sinks.
  22. Akiyama, Naoki; Tsuma, Hiroki; Kuno, Takashi; Kanemaru, Toshitaka; Hashimoto, Kenta, Semiconductor device and method of manufacturing the same.
  23. Ge, You; Lye, Meng Kong; Wang, Zhijie, Semiconductor device with tube based heat spreader.
  24. Sangaunwong, Saruch; Tayaphat, Prayoch; Boonareeroj, Pinut, Strip socket for testing and burn-in having recessed portions with material that extends across a bottom surface of the corresponding semiconductor device.
  25. Houle, Sabina J.; Mellody, James P., Underfill process and materials for singulated heat spreader stiffener for thin core panel processing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로