$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for making large-area FED apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01J-009/00
  • H01J-009/02
출원번호 US-0262747 (2002-10-02)
발명자 / 주소
  • Cathey,David A.
  • Browning,Jimmy J.
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    TraskBritt
인용정보 피인용 횟수 : 2  인용 특허 : 38

초록

A method is provided for forming and associating a lower section of a large-area field emission device ("FED") that is sealed under a predetermined level of vacuum pressure with an upper section of a large-area FED. The upper section of the FED includes a faceplate. A first conductive layer is dispo

대표청구항

What is claimed is: 1. A method for forming and associating a lower section of a large-area field emission device ("FED") which is sealed under a predetermined level of vacuum pressure with an upper section of a large-area FED, with an upper section of the FED including a faceplate, a first conduct

이 특허에 인용된 특허 (38)

  1. Akagawa Minoru (Fremont CA), Apparatus for transferring disks between a cassette and a pallet.
  2. Yu Chris C. (Boise ID) Sandhu Gurtej S. (Boise ID), Chemical mechanical planarization (CMP) of a semiconductor wafer using acoustical waves for in-situ end point detection.
  3. Doan Trung T. (Boise ID) Meikle Scott (Boise ID), Chemical-mechanical polishing processes of planarizing insulating layers.
  4. Meikle Scott (Boise ID) Doan Trung T. (Boise ID), Chemical-mechanical polishing techniques and methods of end point detection in chemical-mechanical polishing processes.
  5. Anderson Clifford L. ; Amrine Craig ; Whalin Jeffery A., Display spacer structure for a field emission device.
  6. Meyer Robert (Saint Ismier FRX), Display unit by cathodoluminescence excited by field emission.
  7. Hofmann James J., FED spacer fibers grown by laser drive CVD.
  8. MaCaulay John M. (Menlo Park CA) Spindt C. A. (Menlo Park CA) Holland Christopher E. (Redwood City CA) Brodie Ivor (Palo Alto CA), Field emission cathode array coated with electron work function reducing material, and method.
  9. Haven Duane A. (Cupertino CA) Pong Chungdee (Cupertino CA), Field emission device with internal structure for aligning phosphor pixels with corresponding field emitters.
  10. Cathey ; Jr. David A. ; Lee John K. ; Zhang Tianhong ; Moradi Behnam, Field emission displays with reduced light leakage.
  11. Forbes Leonard ; Ahn Kie Y., Field emitter arrays with gate insulator and cathode formed from single layer of polysilicon.
  12. Yamaura Tatsuo,JPX ; Makita Yoshio,JPX ; Namikawa Mamoru,JPX ; Yoshimura Satoshi,JPX ; Honda Kenichi,JPX, Flat display panel having spacers.
  13. Casper Stephen L. (Boise ID) Lowrey Tyler A. (Boise ID), Flat panel display in which low-voltage row and column address signals control a much pixel activation voltage.
  14. Sandhu Gurtej S. (Boise ID) Yu Chris C. (Austin TX), IC chemical mechanical planarization process incorporating slurry temperature control.
  15. Anderson Clifford L. ; Moyer Curtis D., Method for affixing spacers within a flat panel display.
  16. Doan Trung T. (Boise ID) Grief Malcolm (Boise ID) Schultz Laurence D. (Boise ID), Method for chemical planarization (CMP) of a semiconductor wafer to provide a planar surface free of microscratches.
  17. Pack Sung P. ; Chalamala Babu R., Method for fabricating a field emission device.
  18. Fox ; III Angus C. (Boise ID), Method for fabricating spacer support structures useful in flat panel displays.
  19. Dennison Charles (Boise ID), Method for forming self-aligned conducting pillars in an (IC) fabrication process.
  20. Zimlich David, Method for limiting emission current in field emission devices.
  21. Yu Chris C. (Boise ID) Doan Trung T. (Boise ID) Laulusa Alan E. (Boise ID), Method of chemical mechanical polishing aluminum containing metal layers and slurry for chemical mechanical polishing.
  22. Meikle Scott (Boise ID) Ward Valerie (Boise ID), Method of chimical mechanical polishing for dielectric layers.
  23. Cathey David A. ; Chadha Surjit S. ; Moradi Behnam, Method of forming a doped field emitter array.
  24. Roberts Martin C. (Boise ID), Method of forming electrical contact between a field effect transistor gate and a remote active area.
  25. Lowrey Tyler A. (Boise ID) Doan Trung T. (Boise ID) Cathey David A. (Boise ID) Rolfson J. Brett (Boise ID), Method to form high aspect ratio supports (spacers) for field emission display using micro-saw technology.
  26. Cloud Eugene H. (Boise ID) Doan Trung T. (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID) Rolfson J. Brett (Boise ID), Method to form self-aligned gate structures and focus rings.
  27. Doan Trung T. (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID) Rolfson J. Brett (Boise ID), Method to form self-aligned gate structures and focus rings.
  28. Doan Trung T. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID), Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technol.
  29. Doan Trung T. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID), Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technol.
  30. Sandhu Gurtej S. (Boise ID) Westmoreland Donald L. (Boise ID) Doan Trung T. (Boise ID), Methods of chemical-mechanical polishing insulating inorganic metal oxide materials.
  31. Ahmad Aftab (Boise ID) Lowrey Tyler A. (Boise ID), Process for fabricating ULSI CMOS circuits using a single polysilicon gate layer and disposable spacers.
  32. Borel Michel (Le Touvet FRX) Boronat Jean-Francois (Grenoble FRX) Meyer Robert (St Ismier FRX) Rambaud Philippe (Grenoble FRX), Process for the production of a display means by cathodoluminescence excited by field emission.
  33. Yu Chris C. (Boise ID) Doan Trung T. (Boise ID), Slurries for chemical mechanically polishing copper containing metal layers.
  34. Taylor Robert H. (Richardson TX) Levine Jules D. (Dallas TX), Spacer for flat panel display.
  35. Cathey David A. (Boise IA) Yu Chris C. (Boise IA) Doan Trung T. (Boise IA) Lowrey Tyler A. (Boise IA) Rolfson J. Brett (Boise IA), Spacers for field emission display fabricated via self-aligned high energy ablation.
  36. Cathey David A. (Boise ID) Hofmann James J. (Boise ID) Dynka Danny (Boise ID) Stansbury Darryl M. (Boise ID), Spacers for large area displays.
  37. Fazan Pierre C. (Boise ID) Roberts Martin C. (Boise ID) Sandhu Gurtej S. (Boise ID), Spacers used to form isolation trenches with improved corners.
  38. Spindt Christopher J. (Menlo Park CA) Morris David L. (San Jose CA) Fahlen Theodore S. (San Jose CA) Schmid Anthony P. (Solana Beanch CA) Lovoi Paul A. (Saratoga CA), Structure and operation of high voltage supports.

이 특허를 인용한 특허 (2)

  1. Chen, Kuang-Jung, Flexible display and method for fabricating the same.
  2. Cathey,David A.; Browning,Jimmy J., Method for making large-area FED apparatus.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로