$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Adaptive memory allocation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/02
출원번호 US-0504876 (2000-02-16)
발명자 / 주소
  • Hinker,Paul
  • Lewis,Bradley
  • Boucher,Michael
출원인 / 주소
  • Sun Microsystems, Inc.
대리인 / 주소
    Finnegan, Henderson, Farabow, Garrett &
인용정보 피인용 횟수 : 25  인용 특허 : 139

초록

This functions maintains two trees: a fast access tree referring to memory blocks of a size most often requested, and a general access tree referring to memory blocks of a size less often requested. After satisfying a request for a memory block, the function adjusts the trees to ensure that the fas

대표청구항

What is claimed is: 1. A method in a data processing system for allocating memory by a memory allocation function, comprising: receiving a memory request for a reference to a block of memory; returning the reference to the block of memory to satisfy the request; forming a plurality of linked-lists

이 특허에 인용된 특허 (139)

  1. Adi Ofer ; Tuvia Leneman ; Natan Vishlitzky, Adaptive delay of polling frequencies in a distributed system with a queued lock.
  2. Resman Mark F. (Boise ID) Egbert William E. (Boise ID) Mack Dale A. (Boise ID), Adaptive method for dynamic allocation of random access memory to procedures having differing priorities based on first.
  3. Jibbe Mahmoud K., Alterable scripting tool and method.
  4. Mehrotra Sharad ; Hetherington Ricky C. ; Wong Michelle L., Apparatus and method for handling multiple mergeable misses in a non-blocking cache.
  5. Masterson Anthony (Cupertino CA) Krueger Mark (Cupertino CA), Apparatus and method for improved caching in a computer system.
  6. Houha James A. ; Freedman Gordon J., Apparatus and method for preprocessing computer programs prior to transmission across a network.
  7. Bates Cary Lee ; Day Paul Reuben, Apparatus, program product and method of debugging utilizing a context sensitive breakpoint.
  8. Lai Michael (San Jose CA) Ng John L. (San Jose CA) Shaw Jin-Fan (San Jose CA), Array variable transformation system employing subscript table mapping to scalar loop indices.
  9. Shagam Eli ; Goral Avihu,ILX, Automatic creation of C to assembler interface.
  10. Iizawa Atsushi (Tokyo JPX) Shirota Yukari (Saitama CA JPX) Pizano Arturo (Milpitas CA), Automatic interface layout generator for database systems.
  11. Hinker, Paul J.; Boucher, Michael, Avoiding gather and scatter when calling Fortran 77 code from Fortran 90 code.
  12. Kunioka Michiko,JPX, Batch execution control programming device and method.
  13. Simser David,CAX, Bi-directional conversion library.
  14. Lehman Judson A. (Scottsdale AZ) Wu Shih-Ho (Mesa AZ), Bus interface with graphics and system paths for an integrated memory system.
  15. Millind Mittal ; Martin J. Whittaker ; Gary N. Hammond ; Jerome C. Huck, COMPUTER SYSTEM THAT PROVIDES ATOMICITY BY USING A TLB TO INDICATE WHETHER AN EXPORTABLE INSTRUCTION SHOULD BE EXECUTED USING CACHE COHERENCY OR BY EXPORTING THE EXPORTABLE INSTRUCTION, AND EMULATES .
  16. Sesha Kalyur, Cache aware memory allocation.
  17. White Theodore Curt (Mission Viejo CA) Sheth Jayesh Vrajlal (Mission Viejo CA), Cache controller utilizing a state machine for controlling invalidations in a network with dual system busses.
  18. Finch Richard (Austin TX) Schieve Eric (Austin TX) Vivio Joseph (Austin TX), Cache testability circuit for embedded diagnostics.
  19. Krueger Steven D. ; Shiell Jonathan H., Class categorized storage circuit for storing non-cacheable data until receipt of a corresponding terminate signal.
  20. Rouquie Gilbert J. A. (Redwood City CA), Communication between prolog and an external process.
  21. Carver Timothy M., Compiler tool set for efficiently generating and easily managing multiple program versions of different types.
  22. Henzinger Monika Hildegard ; Leung Shun-Tak Albert ; Sites Richard L. ; Vandevoorde Mark T. ; Weihl William Edward, Computer method and apparatus for analyzing program instructions executing in a computer system.
  23. Blumer Thomas P. ; Stefanik Theodore, Computer system and computer-implemented method for interpreting hypertext links in a document when including the docu.
  24. Coker Drake (691 S. Nardo ; Apt. E8 Solana Beach CA 92075), Computer system for generating SQL statements from COBOL code.
  25. Kummer David A. (Thousand Oaks CA) Rumer Robert T. (Camarillo CA), Computer system including a write protection circuit for preventing illegal write operations and a write poster with imp.
  26. Rail Peter D., Configuration file management.
  27. Eugene O'Neill IE; Una Quinlan IE; Anne G. O'Connell IE, Credit-based scheme for high performance communication between devices in a packet-based communication system.
  28. Larson Brian Ralph, Dance/multitude concurrent computation.
  29. Mealey Bruce Gerard ; Swanberg Randal Craig, Data processing system and method for generating virtual memory descriptors including pretranslated physical addresses.
  30. Holt Nicholas P. (Padfield GB3), Data processing system for handling multiple independent data-driven instruction streams.
  31. Cunningham Connel G.,IEX ; O'Rourke Ferghil J.,IEX, Data processing system for sharing instances of objects with multiple processes.
  32. Gail A. Alverson ; Burton J. Smith ; Laurence S. Kaplan ; Mark L. Niehaus, Debugging techniques in a multithreaded environment.
  33. Ottensooser Avner Benjamin,AUX, Determination of software functionality.
  34. Loewenstein Paul ; Hagersten Erik, Directory-based, shared-memory, scaleable multiprocessor computer system having deadlock-free transaction flow sans flow control protocol.
  35. Sher Richard A. ; Rogers Jerry ; Wentka Mark J., Distributed memory addressing system.
  36. Brady James Thomas ; Finney Damon W. ; Hartung Michael Howard ; Ko Michael Anthony ; Mendelsohn Noah R. ; Menon Jaishankar Moothedath ; Nowlen David R., Dynamic memory allocation that enalbes efficient use of buffer pool memory segments.
  37. Cruickshank Brian,CAX ; Mueller Rene M.,CAX, Dynamically reconfigurable DSP architecture for multi-channel telephony.
  38. Tatsuo Higuchi JP; Toshiaki Tarui JP; Katsuyoshi Kitai JP; Shigeo Takeuchi JP; Tatsuru Toba JP; Machiko Asaie JP; Yasuhiro Inagami JP, EXCLUSIVE CONTROL METHOD WITH EACH NODE CONTROLLING ISSUE OF AN EXCLUSIVE USE REQUEST TO A SHARED RESOURCE, A COMPUTER SYSTEM THEREFOR AND A COMPUTER SYSTEM WITH A CIRCUIT FOR DETECTING WRITING OF AN.
  39. Hanna Christine Beth ; Levin Roy, Efficient method and apparatus for compiling and linking modules of computer code in a large software system.
  40. McInerney Peter J. (Cupertino CA) Bianchi Curtis A. (Saratoga CA), Engineering system for modeling computer programs.
  41. Arimilli, Ravi Kumar; Arimilli, Lakshminarayana Baba; Dodson, John Steven; Guthrie, Guy Lynn; Starke, William John, Extended cache coherency protocol with a persistent "lock acquired" state.
  42. Rust Scott ; Bellin Jon ; Grey James, Instrumentation system and method including an improved driver software architecture.
  43. Ravi Kumar Arimilli ; Leo James Clark ; James Stephen Fields, Jr. ; Lakshminarayana Baba Arimilli, Integrated cache and directory structure for multi-level caches.
  44. Bird Ronald W. (Kent WA) Shaffer David K. (Seattle WA), Integrated certification-calibration system for a testing system having multiple test instruments.
  45. DeMaster Jerry D., Java native interface code generator.
  46. Levin Roy (Palo Alto CA) Hanna Christine B. (Woodside CA), Language scoping for modular, flexible, concise, configuration descriptions.
  47. Oliver Richard Joseph, Large block allocation for disk-based file systems.
  48. Demers Alan J. ; Frederick Ronald A. ; Jacobi Christian P. ; Kantarjiev Christopher A. ; Krivacic Robert T. ; Weiser Mark D., Local inking with gray pixels.
  49. Scales Daniel J. ; Gharachorloo Kourosh, Lock-up free data sharing.
  50. Sheppard Douglas Parks ; Lau William, Low power set associative cache memory.
  51. Perazzoli ; Jr. Frank Louis ; Miller Thomas J., Mapped file input/output with delayed zeroing.
  52. Albonesi David H., Mechanism for dynamically adapting the complexity of a microprocessor.
  53. Steely ; Jr. Simon C. ; Sharma Madhumitra ; Gharachorloo Kourosh ; Van Doren Stephen R., Mechanism for reducing latency of memory barrier operations on a multiprocessor system.
  54. Olnowich Howard Thomas, Memory controller for controlling memory accesses across networks in distributed shared memory processing systems.
  55. Wentka Mark J. ; Sher Richard A., Memory interface device.
  56. Krusche Stefan,DEX ; Lukas Dirk,DEX ; Sommer Gerhard,DEX, Memory management system of a computer system.
  57. Ault Donald F. ; Fischer John F. ; Miller Eric T., Method and apparatus for allocating and freeing storage utilizing multiple tiers of storage organization.
  58. Schofield Andrew,CHX, Method and apparatus for asynchronously calling and implementing objects.
  59. Eustace Robert A. (Redwood City CA) Monier Louis (Redwood City CA), Method and apparatus for checking validity of memory operations.
  60. Richardson John, Method and apparatus for client managed flow control on a limited memory computer system.
  61. Fromme Brian D. (Fort Collins CO), Method and apparatus for computer program encapsulation.
  62. Schofield Andrew,CHX, Method and apparatus for describing an interface definition language-defined interface, operation, and data type.
  63. Swanson Jim A. (Dallas/Fort Worth Airport TX), Method and apparatus for developing scripts that access mainframe resources that can be executed on various computer sys.
  64. Sturges Jay ; Hibdon Greg, Method and apparatus for dynamic memory management by association of free memory blocks using a binary tree organized in.
  65. Rodgers Scott D. (Hillsboro OR) Tiruvallur Keshavan K. (Hillsboro OR) Rhodehamel Michael W. (Beaverton OR) Konigsfeld Kris G. (Portland OR) Glew Andrew F. (Hillsboro OR) Akkary Haitham (Portland OR) , Method and apparatus for performing operations based upon the addresses of microinstructions.
  66. Andrews Kristy A. ; Del Vigna Paul ; Molloy Mark E., Method and apparatus for reconciling conflicting translations by factoring and parameterizing differences.
  67. Hecker Mark Bennett, Method and apparatus for shared memory cleanup.
  68. Lawrence Roger P. (Cupertino CA) Dance John R. (Cupertino CA), Method and apparatus of incrementally linking components of a modeled computer program.
  69. Ungar David, Method and apparatus of translating and executing native code in a virtual machine environment.
  70. Whitten Thomas G., Method and computer program product for generating a computer program product test that includes an optimized set of co.
  71. Kranich, Uwe; Christie, David S., Method and mechanism for speculatively executing threads of instructions.
  72. Perkins David Theodore ; Foster Gregory Allen, Method and system for compiling management information base specifications.
  73. Brian D. Koblenz ; Allan Porterfield ; Burton J. Smith, Method and system for memory allocation in a multiprocessing environment.
  74. Larsen Troy Dale ; Randolph Jack Chris ; Wottreng Andrew Henry, Method and system for performance per-thread monitoring in a multithreaded processor.
  75. Christopher ; Jr. Kenneth W. (Lighthouse Point FL) Huynh Khoa D. (Miami FL) Roarabaugh Virginia M. (Boca Raton FL) Waldron ; III Theodore C. (Sunrise FL), Method and system for utilizing benign fault occurrence to measure interrupt-blocking times.
  76. Kanamori Atsushi, Method and system of custom marshaling of inter-language parameters.
  77. Fadi Y. Busaba, Method for binary to decimal conversion.
  78. Ishizaki Kazuaki,JPX ; Komatsu Hideaki,JPX ; Ogasawara Takeshi,JPX, Method for executing communication between processors in parallel computer.
  79. Walls Keith G. (P.O. Box 771 Hudson NH 03051-0771), Method for improving the performance of dynamic memory allocation by removing small memory fragments from the memory poo.
  80. Ghahramani Bahador, Method for measuring the usability of a system and for task analysis and re-engineering.
  81. Zuravleff William K. ; Semmelmeyer Mark ; Robinson Timothy ; Furman Scott, Method for storing prioritized memory or I/O transactions in queues having one priority level less without changing the.
  82. Cheng Lei ; Eckert Thomas F. ; Wisor Michael T., Method for testing the non-cacheable region functioning of a cache memory controller.
  83. Kolawa Adam K. ; Salvador Roman,ESX ; Hicken Wendell T. ; Strickland Bryan R., Method using a computer for automatically instrumenting a computer program for dynamic debugging.
  84. Richardson John L., Method, system and computer program product for profiling thread virtual memory accesses.
  85. Paul Hinker ; Shaun Dennie, Methods, apparatus, and articles of manufacture for analyzing memory use.
  86. Bradley Lewis ; Jeremy Week ; Michael Boucher ; Shaun Dennie, Methods, systems, and articles of manufacture for analyzing performance of application programs.
  87. Yamagami Nobuhiko,JPX, Microprocessor system with cache memory for eliminating unnecessary invalidation of cache data.
  88. Kyle David G. ; Lee Sherman, Microprocessor with automatic name generation including performance indication.
  89. Maruyama Teruyuki,JPX, Multiprocessor system memory unit with split bus and method for controlling access to the memory unit.
  90. Zuravleff William K. ; Semmelmeyer Mark ; Robinson Timothy ; Furman Scott, Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing.
  91. Notess Mark H. (Ft. Collins CO) Warren Scott J. (Timnath CO) Heiserman Tammy (Ft. Collins CO) Kingdom Michael A. (Loveland CO), Object-action user interface management system.
  92. Thompson John Alan, Object-oriented method and apparatus for creating a makefile.
  93. De Borst Jeroen,DEX ITX 61348 ; Bonham Peter,DEX ITX 61352 ; Erlenkoetter Ansgar,DEX ITX 61267 ; Schofield Andrew,DEX ITX CH-6330 ; Kaeser Reto,CHX ITX Ch-8968, Object-oriented method and apparatus for information delivery.
  94. Wendorf, James W.; Rath, Kamlesh; Verma, Dinesh, Operating system for use with protection domains in a single address space.
  95. Itoh Satoshi (Kawasaki JPX), Operation system having a migration function which moves saved data associated with an interrupted process to a differen.
  96. Honda Kazushi,JPX, Optimized variable allocation method, optimized variable allocation system and computer-readable memory containing an optimized variable allocation program.
  97. Flaat Christopher A., Parameterized packaging system for programming languages.
  98. Jackson John W. (Southlake TX), Performance analysis of program in multithread OS by creating concurrently running thread generating breakpoint interrup.
  99. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Performance monitor and method for performance monitoring within a data processing system.
  100. Flynn William Thomas ; Randolph Jack Chris ; Larsen Troy Dale, Performance monitoring of thread switch events in a multithreaded processor.
  101. Nikhil Rishiyur S. (Arlington MA) Arvind (Arlington MA), Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of mu.
  102. Brandle Richard T. (Marietta GA) Goodliffe Don L. (Dunwoody GA) Keith Donald E. (Peachtree City GA) Robinette Randy A. (Acworth GA) Sizemore Robert C. (Acworth GA) Smithwick Garry J. (Alpharetta GA) , Procedure call interface.
  103. James David V. (Palo Alto CA), Processor with sequences of processor instructions for locked memory updates.
  104. Donovan Robert John ; Roediger Robert Ralph ; Schmidt William Jon, Profile driven optimization of frequently executed paths with inlining of code fragment (one or more lines of code from a child procedure to a parent procedure).
  105. Heisch Randall Ray (Austin TX), Profile-based optimizing postprocessors for data references.
  106. Tomokazu Kanamaru JP; Nobuki Tominaga JP, Program conversion apparatus.
  107. Shaun Dennie, Protocol for coordinating the distribution of shared memory.
  108. Bishop David Addy ; Holck Timothy Manfred ; Knox ; Jr. Telford ; Raby Charles Lincoln ; Shay Robert Charles ; Turner Mark David ; Yeamans Stephen Asa, Real time internal resource monitor for data processing system.
  109. Fromm Eric C., Recursive address centrifuge for distributed memory massively parallel processing systems.
  110. Carr Richard W. ; Garrard Brian,GB2 ; Mosher ; Jr. Malcolm, Remote duplicate database facility with improved throughput and fault tolerance.
  111. Jeddeloh Joseph, Segmented memory system employing different interleaving scheme for each different memory segment.
  112. Tremblay, Marc, Shared instruction cache for multiple processors.
  113. Stubbs David D. (Portland OR), Signal viewing instrumentation control system.
  114. Cheung Kin L. (N. Andover MA) Einarson Jeffrey W. (N. Chelmsford MA), Simplified cache with automatic update.
  115. Rao G. R. Mohan, Single chip controller-memory device including feature-selectable bank I/O and architecture and methods suitable for implementing the same.
  116. Boyle Douglas B. ; Koford James S. ; Jones Edwin R. ; Scepanovic Ranko ; Rostoker Michael D., Single chip integrated circuit distributed shared memory (DSM) and communications nodes.
  117. Poulsen David K. ; Petersen Paul M. ; Shah Sanjiv M., Software implemented method for automatically validating the correctness of parallel computer programs.
  118. Hayter, Mark D.; Rowlands, Joseph B., Source controlled cache allocation.
  119. Heisch Randall Ray, System and method for acquiring high granularity performance data in a computer system.
  120. Spix George A. (Eau Claire WI) Wengelski Diane M. (Eau Claire WI) Hawkinson Stuart W. (Eau Claire WI) Johnson Mark D. (Eau Claire WI) Burke Jeremiah D. (Eau Claire WI) Thompson Keith J. (Eau Claire W, System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel executi.
  121. Mitchell Bob ; Andrade Hugo ; Pathak Jogen ; DeKey Samson ; Shah Abhay ; Brower Todd, System and method for creating resources in an instrumentation system.
  122. Chen James N. (Austin TX) Ross Joseph C. (Georgetown TX), System and method for maintaining performance data in a data processing system.
  123. Chen Yih-Farn Robin (Bridgewater NJ) Rosenblum David Samuel (Maplewood NJ) Vo Kiem-Phong (Berkeley Heights NJ), System and method for selecting test units to be re-run in software regression testing.
  124. Brooks Gary S., System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses.
  125. Andrews Kristy A. ; Del Vigna Paul ; Molloy Mark E., System for ensuring the accuracy of file structures in a source-to-source computer program translator.
  126. Srivastava Amitabh (Menlo Park CA) Eustace Robert A. (Redwood City CA), System for monitoring computer system performance.
  127. Reeve Christopher L. (18 Salisbury Rd. Brookline MA 02146) Shavit Tani (One Seaborn Pl. Lexington MA 02173) Rothnie ; Jr. James B. (47 Monmouth St. Brookline MA 02146) Peters Timothy G. (11 Wilbur St, System for parallel processing that compiles a filed sequence of instructions within an iteration space.
  128. Jack Martin L. (Merrimac NH) Gumbel Richard T. (Windham NH), System for selectively converting plurality of source data structures through corresponding source intermediate structur.
  129. Lane Harriet, Technology regression and verification acceptance method.
  130. Ranganathan Kumar, Thread performance analysis by monitoring processor performance event registers at thread switch.
  131. Parady Bodo, Thread switch on blocked load or store using instruction thread field.
  132. Kim Thomas Dongsuk ; Hawthorne Seth Gordon ; Kosinski Joseph Stanley, Tool and method for diagnosing and correcting errors in a computer program.
  133. Shenoy Anil K. (Los Altos CA) D\Angelo Vincent (Los Gatos CA) Utz ; Jr. Walter J. (San Jose CA), Various possible execution paths measurement and analysis system for evaluating before writing source codes the efficien.
  134. Gregory J. Faanes ; Eric P. Lundberg, Vector and scalar data cache for a vector multiprocessor.
  135. Allen Larry W. (Cambridge MA) Fernandez Gary L. (Concord MA) Kane Kenneth P. (Acton MA) Leblang David B. (Wayland MA) Minard Debra A. (Newton MA) McLean ; Jr. Gordon D. (Brookline MA), Version control system for geographically distributed software development.
  136. Noel Karen Lee ; Harvey Michael Seward, Virtual memory allocation in a virtual address space having an inaccessible gap.
  137. Noel Karen Lee ; Harvey Michael Seward, Virtual memory allocation in a virtual address space having an inaccessible gap.
  138. Snider Gregory S., Virtually reliable shared memory.
  139. Robinson Gordon D. (Fareham GBX) Smith Brian D. V. (Southampton GBX), Visual display logic simulation system.

이 특허를 인용한 특허 (25)

  1. Gracie, Charles R.; Micic, Aleksandar, Allocation aware heap fragmentation metrics.
  2. Dai, Xiao Jun; Han, Rui Bo; Liu, Wei; Luo, Zhi Da, Dynamically adjusting global heap allocation in multi-thread environment.
  3. Dai, Xiao Jun; Han, Rui Bo; Liu, Wei; Luo, Zhi Da, Dynamically adjusting global heap allocation in multi-thread environment.
  4. Hansen, David C., Fair memory resource control for mapped memory.
  5. Post, Daniel J.; Khmelnitsky, Vadim, Faster tree flattening for a system having non-volatile memory.
  6. Mencias, Angel Nunez; Schirmer, Albert; Axnix, Christine; Usenbinz, Stefan, Generating and applying patches to a computer program code concurrently with its execution.
  7. Mencias, Angel Nunez; Schirmer, Albert; Axnix, Christine; Usenbinz, Stefan, Generating and applying patches to computer program code concurrently with its execution.
  8. Mencias, Angel Nunez; Schirmer, Albert; Axnix, Christine; Usenbinz, Stefan, Generating and applying patches to computer program code concurrently with its execution.
  9. Fulton, Michael S., Geometric array data structure.
  10. Fulton, Michael Stephen, Geometric array data structure.
  11. Cordero, Edgar R.; Daly, David M.; Montoye, Robert K.; Sethuraman, Saravanan; Chinnakkonda Vidyapoornachary, Diyanesh B., Method and apparatus for cache memory data processing.
  12. Cordero, Edgar R.; Daly, David M.; Montoye, Robert K.; Sethuraman, Saravanan; Chinnakkonda Vidyapoornachary, Diyanesh B., Method and apparatus for cache memory data processing.
  13. Yoo, Junghyun; Lee, Sungmin, Method and system for dynamically changing page allocator.
  14. Lee, Terry Ping-Chung; Marsh, James Lawrence, Method of allocating memory.
  15. Inoue, Hiroshi; Komatsu, Hideaki, Method of memory management for server-side scripting language runtime system.
  16. Inoue, Hiroshi; Komatsu, Hideaki, Method of memory management for server-side scripting language runtime system.
  17. Samuel, Balasingh, Method, apparatus, and computer-readable medium for providing physical memory management functions.
  18. Jones, Stephen; Huang, Xiaohuang, Parallel dynamic memory allocation using a lock-free pop-only FIFO.
  19. Dodeja, Rakesh; Chandwani, Neelam; Hiremath, Chetan; Mukherjee, Udayan; Ambrose, Anthony, Predict computing platform memory power utilization.
  20. Dodeja, Rakesh; Chandwani, Neelam; Hiremath, Chetan; Mukherjee, Udayan; Ambrose, Anthony, Predict computing platform memory power utilization.
  21. Strong, Beeman C.; Brandt, Jason W.; Kurts, Tsvika; Lachner, Peter; Kazachinsky, Itamar; Robinson, Stephen J.; Irelan, Peggy J., Processor that records tracing data in non contiguous system memory slices.
  22. Aoyama,Katsuo, Program, method and apparatus for virtual storage management that assigns physical volumes managed in a pool to virtual volumes.
  23. Cordero, Edgar R.; Tremaine, Robert B.; Varghese, Varkey Kalloorthazchayil; Vidyapoornachary, Diyanesh B., Requesting a memory space by a memory controller.
  24. Cordero, Edgar R.; Varghese, Varkey K.; Vidyapoornachary, Diyanesh B., Requesting memory spaces and resources using a memory controller.
  25. Luo,Gang; Yu,Philip Shilung, Systems and methods for resource-adaptive workload management.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로