Electroless deposition of doped noble metals and noble metal alloys
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/31
H01L-021/02
출원번호
US-0644186
(2003-08-20)
발명자
/ 주소
Klein,Rita J.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
TraskBritt
인용정보
피인용 횟수 :
1인용 특허 :
30
초록▼
A method for forming an oxidation barrier including at least partially immersing a semiconductor device structure in an electroless plating bath that includes at least one metal salt and at least one reducing agent. The reaction of the at least one metal salt with the at least one reducing agent sim
A method for forming an oxidation barrier including at least partially immersing a semiconductor device structure in an electroless plating bath that includes at least one metal salt and at least one reducing agent. The reaction of the at least one metal salt with the at least one reducing agent simultaneously deposits metal and a dopant thereof. The oxidation barrier may be used to form conductive structures of semiconductor device structures, such as a capacitor electrode, or may be formed adjacent conductive or semiconductive structures of semiconductor device structures to prevent oxidation thereof. The oxidation barrier is particularly useful for preventing oxidation during the formation and annealing of a dielectric structure from a high dielectric constant material, such as Ta2O5 or BST.
대표청구항▼
What is claimed is: 1. A semiconductor device structure comprising an oxidation barrier, the oxidation barrier comprising a doped metal or doped metal alloy layer co-deposited by electroless plating. 2. The semiconductor device structure of claim 1, wherein the doped metal or the doped metal allo
What is claimed is: 1. A semiconductor device structure comprising an oxidation barrier, the oxidation barrier comprising a doped metal or doped metal alloy layer co-deposited by electroless plating. 2. The semiconductor device structure of claim 1, wherein the doped metal or the doped metal alloy layer comprises at least one of platinum, rhodium, iridium, ruthenium, and palladium. 3. The semiconductor device structure of claim 1, wherein the doped metal or doped metal alloy layer is boron doped. 4. The semiconductor device structure of claim 3, wherein boron comprises about 0.1% to about 5.0% by weight of the doped metal or doped metal alloy layer. 5. The semiconductor device structure of claim 1, wherein the doped metal or doped metal alloy layer is phosphorus-doped. 6. The semiconductor device structure of claim 1, wherein the doped metal or doped metal alloy layer has a thickness of about 500 Å. 7. The semiconductor device structure of claim 1, wherein the doped metal or doped metal alloy layer has a thickness of about 100 Å. 8. A method of forming an oxidation barrier comprising co-depositing a doped metal or doped metal alloy layer by electroless plating over a semiconductor substrate. 9. The method of claim 8, further comprising forming a conductive structure over the oxidation barrier. 10. The method of claim 8, further comprising forming a dielectric layer over the oxidation barrier. 11. The method of claim 8, wherein co-depositing comprises introducing at least part of the semiconductor substrate into an aqueous metal solution comprising at least one metal salt and at least one reducing agent. 12. The method of claim 8, wherein co-depositing comprises introducing at least part of the semiconductor substrate into an aqueous metal solution comprising at least one reducing agent and at least one of platinum, rhodium, iridium, ruthenium, and palladium. 13. The method of claim 8, wherein co-depositing comprises introducing at least part of the semiconductor substrate into an aqueous metal solution comprising at least one metal salt and at least one of dimethylaminoborane, borohydride, and hydrazine. 14. The method of claim 8, wherein co-depositing comprises introducing at least part of the semiconductor substrate into an aqueous metal solution comprising at least one metal salt and at least one substance that alters a grain structure of a metal of the at least one metal salt. 15. The method of claim 8, wherein co-depositing comprises forming an oxidation barrier comprising a boron-doped metal. 16. The method of claim 8, wherein co-depositing comprises forming an oxidation barrier comprising a phosphorous-doped metal. 17. The method of claim 8, wherein co-depositing comprises forming an oxidation barrier adjacent a conductive layer on the semiconductor substrate. 18. An electroless plating bath for depositing an oxidation barrier on a semiconductor device structure, the bath comprising at least one metal salt and at least one of dimethylamineborane and potassium borohydride. 19. The electroless plating bath of claim 18, wherein the at least one metal salt comprises a salt of at least one of platinum, rhodium, iridium, ruthenium, and palladium. 20. The electroless plating bath of claim 18, further comprising a complexing agent.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (30)
Ramesh Ramamoorthy, Barrier layer for ferroelectric capacitor integrated on silicon.
Bickford Harry R. (Ossining NY) Canfield Dennis A. (Montrose PA) Graham Arthur E. (Lexington KY) Tisdale Stephen L. (Vestal NY) Viehbeck Alfred (Stormville NY), Conditioning of a substrate for electroless plating thereon.
Kirlin Peter S. ; Summerfelt Scott R. ; McIntryre Paul, Diffusion barriers between noble metal electrodes and metallization layers, and integrated circuit and semiconductor devices comprising same.
Doerner Mary F. (Santa Cruz CA) Hermsmeier Brent D. (San Jose CA) Yogi Tadashi (San Jose CA), Magnetic recording medium with a CoPtCrB alloy thin film with a 1120 crystallographic orientation deposited on an underl.
Bickford Harry Randall ; Foster Elizabeth ; Goldberg Martin ; Markovich Voya Rista ; Matthew Linda ; Tisdale Stephen Leo ; Viehbeck Alfred, Method for conditioning halogenated polymeric materials and structures fabricated therewith.
Park Young-soh,KRX ; Lee Sang-in,KRX ; Hwang Cheol-seong,KRX ; Hwang Doo-sup,KRX ; Cho Hag-Ju,KRX, Methods of forming integrated circuit capacitors using metal reflow techniques.
Cabral ; Jr. Cyril (Ossining NY) Colgan Evan George (Suffern NY) Grill Alfred (White Plains NY), Thin film multi-layer oxygen diffusion barrier consisting of aluminum on refractory metal.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.