$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods of providing solder structures for out plane connections 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
  • H01L-021/02
출원번호 US-0965640 (2004-10-13)
발명자 / 주소
  • Rinne,Glenn A.
출원인 / 주소
  • Unitive International Limited
대리인 / 주소
    Myers Bigel Sibley &
인용정보 피인용 횟수 : 2  인용 특허 : 88

초록

Methods of forming a solder structure may include providing a wafer including a plurality of die therein, and a solder wettable pad may be formed on one of the die adjacent an edge of the die. The solder wettable pad may have a length parallel to the edge of the die and a width perpendicular to the

대표청구항

That which is claimed is: 1. A method of forming a solder structure, the method comprising: providing a wafer including a plurality of die therein; forming a solder wettable pad on at least one of the die adjacent an edge of the die, the solder wettable pad having a length parallel to the edge of

이 특허에 인용된 특허 (88)

  1. Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
  2. Moden Walter, BGA package and method of fabrication.
  3. Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
  4. Gardner David A. (Essex Jct. VT) Ryan James G. (Essex Jct. VT) Schaefer Joseph G. (Berkshire VT) Walton Erick G. (So. Burlington VT), Chromium-titanium alloy.
  5. Sunstein Drew E. (310 Wheeler Rd. ; R.F.D. 6 Nashua NH 03060), Circuit board mounting device and associated components.
  6. Amano Toshiaki (Hiratsuka JPX) Hikasa Kazuhito (Hiratsuka JPX) Kumamoto Seishi (Kakogawa JPX) Fujiwara Takahiro (Ono JPX), Circuit board to be precoated with solder layers and solder circuit board.
  7. Glenn A. Rinne ; Paul A. Magill, Controlled-shaped solder reservoirs for increasing the volume of solder bumps.
  8. Glenn A. Rinne ; Paul A. Magill, Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby.
  9. Baier Manfred (Oberehrendigen CHX) Tobler Andreas (Lengnau CHX), Current transformer insulated by pressurized gas.
  10. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  11. Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
  12. Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
  13. Takada Norimasa (Tokyo JPX), Flip chip type semiconductor device.
  14. Ying-Chou Tsai TW; Shih-Kuang Chiu TW; Kuo-Liang Mao TW; Chao-Dung Suo TW, Flip-chip bonding structure on substrate for flip-chip package application.
  15. Chu Richard C. (Poughkeepsie NY) Gupta Omkarnath R. (Poughkeepsie NY) Hwang Un-Pah (Poughkeepsie NY) Simons Robert E. (Poughkeepsie NY), Gas encapsulated cooling module.
  16. Hirooka Koichi (Osaka JPX) Matsuda Setsuyuki (Kobe JPX) Arahata Yoshikuni (Kobe JPX), Gas-insulated electric device.
  17. Christophorou Loucas G. (Oak Ridge TN) James David R. (Knoxville TN) Pace Marshall O. (Knoxville TN) Pai Robert Y. (Concord TN), Gaseous insulators for high voltage electrical equipment.
  18. Frink Russell E. (Forest Hills PA), Hermetic seals for insulating-casing structures.
  19. Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
  20. Turlik Iwona (Raleigh NC) Reisman Arnold (Raleigh NC) Nayak Deepak (Los Angeles CA) Hwang Lih-Tyng (Durham NC) Dishon Giora (Jerusalem NC ILX) Jacobs Scott L. (Apex NC) Darveaux Robert F. (Raleigh NC, High performance integrated circuit chip package.
  21. Wheeler Richard L. (San Jose CA) Nagesh Voddarahalli K. (Cupertino CA), High-speed, high-density chip mounting.
  22. Mitchell Douglas G. ; Carney Francis J. ; Woolsey Eric J., Interconnect system and method of fabrication.
  23. Baldwin Joe M. ; Cotton Dale C. ; Smalling Bruce D., Low profile circuit board mounting arrangement.
  24. Darveaux Robert F. ; Miles Barry M. ; Copia Alexander W., Making solder ball mounting pads on substrates.
  25. Farnworth Warren M., Mask repattern process.
  26. Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
  27. Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ), Metallization scheme providing adhesion and barrier properties.
  28. Butler Peter O. ; Suarez-Gartner Ricardo E., Method and apparatus for reducing warpage of an assembly substrate.
  29. Chikamori ; Kunio, Method for electrochemical machining.
  30. Kinsman, Larry D.; Akram, Salman, Method for fabricating a chip scale package using wafer level processing.
  31. Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
  32. Kung, Ling-Chen; Chen, Kuo-Chuan; Uang, Ruoh-Huey; Lu, Szu-Wei, Method for forming wafer level package.
  33. Thomas Donald A. (Hopewell Township ; Mercer County NJ), Method for increasing the height of solder bumps.
  34. Kondo Kenji (Hoi JPX) Kunda Hachiro (Chiryu JPX) Sonobe Toshio (Okazaki JPX), Method for making a semiconductor device.
  35. Dishon Giora J. (Chapel Hill NC), Method of building solder bumps.
  36. Akram Salman, Method of forming conductive bumps on die for flip chip applications.
  37. Mones Arthur H. (Phoenix AZ) Sartell Jack A. (Bloomington MN) Kardashian Vahram S. (Plymouth MN), Method of forming solder bump terminals on semiconductor elements.
  38. Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
  39. Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
  40. Cayetano Jos (Chaville FRX) Lemasson Alain (Sevres FRX) Mur Rmy (Montrouge FRX), Method of wiring between package outputs and hybrid elements.
  41. Del Monte ; Louis A., Microcircuit device metallization.
  42. Fjelstad Joseph ; Smith John W. ; DiStefano Thomas H. ; Walton A. Christian, Microelectronic connector for engaging bump leads.
  43. Glenn A. Rinne, Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles.
  44. Rinne Glenn A. ; Deane Philip A., Microelectronic packaging using arched solder columns.
  45. Rinne Glenn A. ; Deane Philip A., Microelectronic packaging using arched solder columns.
  46. Rinne Glenn A., Microelectronic radiation detectors for detecting and emitting radiation signals.
  47. James Christopher D. (Carlsbad CA) Katzenstein Henry S. (Arroyo Grande CA), Micromachined relay and method of forming the relay.
  48. Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
  49. Eichelberger Charles W. (Schenectady NY), Multichip integrated circuit modules.
  50. Matsui Kiyoshi,JPX ; Satoh Ryohei,JPX ; Kawai Michifumi,JPX ; Ohkubo Masashi,JPX ; Watanabe Yutaka,JPX ; Yamamoto Masakazu,JPX ; Imai Tsutomu,JPX ; Abe Shinji,JPX ; Hidaka Hiroyuki,JPX, Multilayer circuit substrate with circuit repairing function, and electronic circuit device.
  51. Miyake Michael K. (Westminster CA), Non-conductive end layer for integrated stack of IC chips.
  52. Newmark Martin (P.O. Box 1338 Boulder CO 80306), Organizational display for compact disc jewel boxes.
  53. Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
  54. Welsch, John H., Panels for holding printed circuit boards.
  55. Reimer William A. (Wheaton IL), Printed wiring board file and method of utilizing the same.
  56. Kawakita Tetuo,JPX ; Hatada Kenzo,JPX, Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step.
  57. LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
  58. Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
  59. Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
  60. Crafts Douglas E. (San Jose CA) Murali Venkatesan (San Jose CA) Lee Caroline S. (Fresh Meadows NY), Process for single mask C4 solder bump fabrication.
  61. De Lucia Victor E. (Santa Monica CA), Relay assembly.
  62. Tan Wiling,MYX ITX 11600 ; Tiong Raymond Teh Wai,MYX ITX 50490 ; Song Lian It,MYX ITX 11900, Self aligning electrical component.
  63. Azuma Shuichiro,JPX ; Okinaga Takayuki,JPX ; Emata Takashi,JPX ; Kudaishi Tomoaki,JPX ; Wada Tamaki,JPX ; Nishi Kunihiko,JPX ; Masuda Masachika,JPX ; Sugano Toshio,JPX, Semiconductor device.
  64. Sato Susumu (Tokyo JPX) Tsunemitsu Hideo (Tokyo JPX), Semiconductor device having bump terminal electrodes.
  65. Toshio Sugano (Kokubunji JPX) Seiichirou Tsukui (Komoro JPX) Shigeru Suzuki (Kokubunji JPX), Semiconductor device having particular mounting arrangement.
  66. Farnworth, Warren M.; Kinsman, Larry D.; Moden, Walter L., Semiconductor device including edge bond pads.
  67. Farnworth Warren M. ; Kinsman Larry D. ; Moden Walter L., Semiconductor device including edge bond pads and methods.
  68. Warren M. Farnworth ; Larry D. Kinsman ; Walter L. Moden, Semiconductor device including edge bond pads and methods.
  69. Gelsing Richardus Johannes Henricus (Eindhoven NL) VAN Steensel Kees (Eindhoven NL), Semiconductor device with multi-layered metal interconnections.
  70. Ishikawa Toshimitsu (Kawaguchi JPX) Kitamura Atsushi (Tokyo JPX) Hirayama Kenji (Ooita JPX), Semiconductor integrated circuit devices having particular terminal geometry.
  71. Miura Shunji (Matsumoto JPX), Semiconductor pressure sensor.
  72. Clark William A. (Randolph NJ) Oien Michael A. (Chatham NJ) Pelosi Walter (Randolph NJ), Solder assembly of components.
  73. Yung Edward K. (Carrboro NC), Solder bump fabrication method.
  74. Yung Edward K. (Carrboro NC), Solder bump including circular lip.
  75. Moore Kevin D. (Schaumburg IL) Missele Carl (Elgin IL), Solder bumping of integrated circuit die.
  76. Rinne Glenn A. ; Mis Joseph Daniel, Solder bumps and structures for integrated redistribution routing conductors.
  77. Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
  78. Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
  79. Higdon William D. (Greentown IN) Mack Susan A. (Kokomo IN) Cornell Ralph E. (Kokomo IN), Solderable contacts for flip chip integrated circuit devices.
  80. Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
  81. Chizen Dwight (403 Sackville St. Toronto ; Ontario CAX M4X 1S6), Storage rack for cassettes and compact discs.
  82. Banerjee Koushik (Chandler AZ) Mallik Debendra (Chandler AZ) Seth Ashok (Chandler AZ), Structure of a thermally and electrically enhanced plastic ball grid array package.
  83. Kang Sung K. (Chappaqua NY) Palmer Michael J. (Walden NY) Reiley Timothy C. (Los Gatos CA) Topa Robert D. (Binghamton NY), Thermocompression bonding in integrated circuit packaging.
  84. Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
  85. Pedder David J. (Oxon GB3), Vernier structure for flip chip bonded devices.
  86. Jones Gary W. (Raleigh NC) Sune Ching-Tzong (Raleigh NC), Vertical microelectronic field emission devices.
  87. Henle Robert A. (Clinton Corners NY) Johnson Alfred H. (Poughkeepsie NY), Vertical semiconductor integrated circuit chip packaging.
  88. Reisman Arnold (Yorktown Heights NY) Berkenblit Melvin (Yorktown Heights NY) Merz ; III Charles J. (Hopewell Junction NY), Vertical wall elevated pressure heat dissipation system.

이 특허를 인용한 특허 (2)

  1. Barwicz, Tymon; Martin, Yves C.; Nah, Jae-Woong, Optimized solder pads for microelectronic components.
  2. Colgan, Evan G.; Purushothaman, Sampath, Process for enhanced 3D integration and structures generated using the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로