Semiconductor heterostructures and related methods
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/06
H01L-029/02
H01L-021/00
출원번호
US-0647074
(2003-08-22)
발명자
/ 주소
Vineis,Christopher
Yang,Vicky
Currie,Matthew
Westhoff,Richard
Leitz,Christopher
출원인 / 주소
AmberWave Systems Corporation
대리인 / 주소
Goodwin Procter LLP
인용정보
피인용 횟수 :
74인용 특허 :
153
초록▼
Dislocation pile-ups in compositionally graded semiconductor layers are reduced or eliminated, thereby leading to increased semiconductor device yield and manufacturability. This is accomplished by introducing a semiconductor layer having a plurality of threading dislocations distributed substantial
Dislocation pile-ups in compositionally graded semiconductor layers are reduced or eliminated, thereby leading to increased semiconductor device yield and manufacturability. This is accomplished by introducing a semiconductor layer having a plurality of threading dislocations distributed substantially uniformly across its surface as a starting layer and/or at least one intermediate layer during growth and relaxation of the compositionally graded layer. The semiconductor layer may include a seed layer disposed proximal to the surface of the semiconductor layer and having the threading dislocations uniformly distributed therein.
대표청구항▼
The invention claimed is: 1. A method of forming a relaxed graded semiconductor layer on a substrate, the method comprising the steps of: providing a first semiconductor layer; and epitaxially growing over the first semiconductor layer a relaxed graded layer comprising at least one of silicon and g
The invention claimed is: 1. A method of forming a relaxed graded semiconductor layer on a substrate, the method comprising the steps of: providing a first semiconductor layer; and epitaxially growing over the first semiconductor layer a relaxed graded layer comprising at least one of silicon and germanium, with increasing germanium content at a grading rate exceeding about 25% Ge/μm to a final composition having a germanium content ranging from greater than 0% to 100% and a threading dislocation density not exceeding about 107/cm2. 2. The method of claim 1 wherein the graded layer has a dislocation pile-up density not exceeding about 20/cm. 3. The method of claim 1 wherein the graded layer has a dislocation pile-up density not exceeding about 1/cm. 4. The method of claim 1 wherein the graded layer has a dislocation pile-up density not exceeding about 0.01/cm. 5. The method of claim 1 wherein the grading rate is at least 30% Ge/μm. 6. The method of claim 1 wherein the grading rate is at least 40% Ge/μm. 7. The method of claim 1 wherein the epitaxial growth occurs at a temperature ranging from 900-1200째 C. 8. The method of claim 7 wherein the epitaxial growth occurs at a rate greater than about 1 nm/s. 9. The method of claim 1 wherein the relaxed graded layer has a thickness ranging from 0.1 to 4.0 μm. 10. The method of claim 1 wherein the first semiconductor layer has a plurality of threading dislocations distributed substantially uniformly across a surface thereof, and further comprising the step of providing a compositionally uniform cap layer over the surface of the first semiconductor layer, the cap layer being substantially relaxed, the relaxed graded layer being grown over the cap layer. 11. The method of claim 10 wherein a lattice constant of the compositionally uniform cap layer is different from a lattice constant of the first semiconductor layer. 12. A semiconductor structure comprising a first semiconductor layer and, thereover, a relaxed graded epitaxial layer comprising silicon and germanium and graded with increasing germanium content at a grading rate exceeding 25% Ge/μm to a final composition having a germanium content ranging from greater than 0% to 100%, wherein the structure has a threading dislocation density not exceeding 10 7/cm2. 13. The structure of claim 12 wherein the dislocation pile-up density does not exceed 1/cm. 14. The structure of claim 12 wherein the dislocation pile-up density does not exceed 0.01/cm. 15. The structure of claim 12 wherein the relaxed graded epitaxial layer is graded at a grading rate of at least 30% Ge/μm. 16. The structure of claim 12 wherein the relaxed graded epitaxial layer is graded at a grading rate of at least 40% Ge/μm. 17. The structure of claim 12 wherein the relaxed graded layer has a thickness ranging from 0.1 to 4.0 μm. 18. The structure of claim 12 wherein the first semiconductor layer has a plurality of threading dislocations distributed substantially uniformly across a surface thereof, and further comprising the step of providing a compositionally uniform cap layer over the surface of the first semiconductor layer, the cap layer being substantially relaxed and having a lattice constant different from a lattice constant of the first semiconductor layer, the relaxed graded epitaxial layer being disposed over the cap layer. 19. A semiconductor structure comprising: a first semiconductor layer and, thereover, a relaxed graded epitaxial layer comprising silicon and germanium and graded with increasing germanium content at a grading rate exceeding 25% Ge/μm to a final composition having a germanium content ranging from greater than 0% to 100%, wherein the structure has a threading dislocation density not exceeding 107/cm2; a relaxed compositionally uniform cap layer disposed over the relaxed graded epitaxial layer; and a p-type metal-oxide-semiconductor (PMOS) transistor disposed over the relaxed compositionally uniform cap layer, the PMOS transistor including: a gate dielectric portion disposed over a portion of the relaxed cap layer, a gate disposed over the gate dielectric portion, the gate comprising a conducting layer, and a source and a drain disposed proximate the gate dielectric portion, the source and first drain including p-type dopants. 20. A semiconductor structure comprising: a first semiconductor layer and, thereover, a relaxed graded epitaxial layer comprising silicon and germanium and graded with increasing germanium content at a grading rate exceeding 25% Ge/μm to a final composition having a germanium content ranging from greater than 0% to 100%, wherein the structure has a threading dislocation density not exceeding 107/cm2; a relaxed compositionally uniform cap layer disposed over the relaxed graded epitaxial layer; and an n-type metal-oxide-semiconductor (NMOS) transistor disposed over the relaxed compositionally uniform cap layer, the NMOS transistor including: a gate dielectric portion disposed over a portion of the relaxed compositionally uniform cap layer, a gate disposed over the gate dielectric portion, the gate comprising a conducting layer, a source and a drain disposed proximate the gate dielectric portion, the source and drain including n-type dopants. 21. A semiconductor structure comprising: a first semiconductor layer and, thereover, a relaxed graded epitaxial layer comprising silicon and germanium and graded with increasing germanium content at a grading rate exceeding 25% Ge/μm to a final composition having a germanium content ranging from greater than 0% to 100%, wherein the structure has a threading dislocation density not exceeding 107/cm2; a relaxed compositionally uniform cap layer disposed over the relaxed graded epitaxial layer; a p-type metal-oxide-semiconductor (PMOS) transistor disposed over the relaxed compositionally uniform cap layer, the PMOS transistor including: a first gate dielectric portion disposed over a first portion of the relaxed compositionally uniform cap layer, a first gate disposed over the first gate dielectric portion, the first gate comprising a first conducting layer, a first source and a first drain disposed proximate the first gate dielectric portion, the first source and first drain including p-type dopants; and an n-type metal-oxide-semiconductor (NMOS) transistor disposed over the relaxed compositionally uniform cap layer, the NMOS transistor including: a second gate dielectric portion disposed over a second portion of the relaxed compositionally uniform cap layer, a second gate disposed over the second gate dielectric portion, the second gate comprising a second conducting layer, a second source and a second drain disposed proximate the second gate dielectric portion, the second source and second drain including n-type dopants.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (153)
Lung Hsing Lan,TWX ; Lu Tao Cheng,TWX ; Wang Mam Tsung,TWX, 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Fischer Hermann,DEX ; Hofmann Franz,DEX, CMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layer.
Harame David L. (Mohegan Lake NY) Patton Gary L. (Poughkeepsie NY) Stork Maria C. (Yorktown Heights NY), Complementary bipolar transistor structure and method for manufacture.
Baca Albert G. (Albuquerque NM) Drummond Timothy J. (Albuquerque NM) Robertson Perry J. (Albuquerque NM) Zipperian Thomas E. (Albuquerque NM), Complementary junction heterostructure field-effect transistor.
Ismail Khaled E. (Cairo NY EGX) Stern Frank (Pleasantville NY), Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers.
Harari Eliyahou ; Guterman Daniel C. ; Samachisa George ; Yuan Jack H., Dual floating gate EEPROM cell array with steering gates shared adjacent cells.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Furukawa Toshiharu ; Ellis-Monaghan John Joseph ; Slinkman James Albert, High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe.
Jack Oon Chu ; Richard Hammond ; Khalid EzzEldin Ismail ; Steven John Koester ; Patricia May Mooney ; John A. Ott, High speed composite p-channel Si/SiGe heterostructure for field effect devices.
Meyerson Bernard S. (Yorktown Heights NY), Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
Mitchell Stephen Billington ; Wesley T. Harrison ; Yao Huei Huang, Method for etching a wafer edge using a potassium-based chemical oxidizer in the presence of hydrofluoric acid.
Christiansen, Silke H.; Grill, Alfred; Mooney, Patricia M., Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Xie Ya-Hong (Flemington NJ), Method for making low defect density semiconductor heterostructure and devices made thereby.
Selvakumar Chettypalayam R. (Waterloo CAX) Chamberlain Savvas G. (Waterloo CAX), Method for making silicon-germanium devices using germanium implantation.
Kim Choong Ki,KRX ; Han Chul Hi,KRX ; Lee Ho Jun,KRX, Method for the prevention of misfit dislocation in silicon wafer and silicon structure manufactured thereby.
Kim Choong Ki,KRX ; Han Chul Hi,KRX ; Lee Ho Jun,KRX, Method for the prevention of misfit dislocation in silicon wafer and silicon wafer structure manufactured thereby.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Method of fabricating defect-free silicon on an insulating substrate.
Lynch William T. (Apex NC) Wang Kang L. (Santa Monica CA) Tanner Martin O. (Duarte CA), Method of fabricating quantum bridges by selective etching of superlattice structures.
Gardner Mark I. ; Fulford H. Jim ; Wristers Derick J., Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication.
Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Kuo Jenn-Ming (Edison NJ) Silverman Paul J. (Short Hills NJ) Xie Ya-Hong (Flemington NJ), Method of making semiconductor heterostructures of gallium arsenide on germanium.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Dmbkes Heinrich (Ulm DEX) Herzog Hans-J. (Neu-Ulm DEX) Jorke Helmut (Gerstetten DEX), Modulation doped field effect transistor with doped SixGe1-x-intrinsic Si layering.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
Tuppen Christopher G. (Colchester GB2) Gibbings Christopher J. (Ipswich GB2), Preparing substrates by annealing epitaxial layers in the form of nesas and substrates so prepared.
Watanabe Hitoshi (Tokyo CO JPX) Paz De Araujo Carlos A. (Colorado Springs CO) Yoshimori Hiroyuki (Kanagawa CO JPX) Scott Michael C. (Colorado Springs CO) Mihara Takashi (Saitama CO JPX) Cuchiaro Jose, Process for fabricating layered superlattice materials and making electronic devices including same.
Bensahel Daniel,FRX ; Campidelli Yves,FRX ; Hernandez Caroline,FRX ; Rivoire Maurice,FRX, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively.
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
Kamins Theodore I. (Palo Alto) Noble David B. (Sunnyvale) Hoyt Judy L. (Palo Alto) Gibbons James F. (Palo Alto) Scott Martin P. (San Francisco CA), Selective and non-selective deposition of Si1-xGex on a Si subsrate that is partially maske.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Kauffmann Bruce A. (Jericho VT) Lam Chung H. (Williston VT) Lasky Jerome B. (Essex Junction VT), Semiconductor memory cell and memory array with inversion layer.
Mizushima, Kazuki; Shiono, Ichiro; Yamaguchi, Kenji, Semiconductor substrate, field effect transistor, method of forming SiGe layer and method of forming strained Si layer using same, and method of manufacturing field effect transistor.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Fitzgerald Eugene A. ; Samavedam Srikanth B., Utilization of miscut substrates to improve relaxed graded silicon-germanium and germanium layers on silicon.
Favors ; Jr. Wesley ; MacDonald Eric William ; Mukherjee Subir ; Warriner Lynn Albert, Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS.
Cheng, Zhiyuan; Fiorenza, James; Hydrick, Jennifer M.; Lochtefeld, Anthony J.; Park, Ji-Soo; Bai, Jie; Li, Jizhong, Formation of devices by epitaxial layer overgrowth.
Hydrick, Jennifer M.; Li, Jizhong; Cheng, Zhinyuan; Fiorenza, James; Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Formation of devices by epitaxial layer overgrowth.
Li, Jizhong; Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhiyuan; Fiorenza, James; Braithwaite, Glyn; Langdo, Thomas A., Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication.
Cody, Nyles W.; Thomas, Shawn G., Methods for depositing an epitaxial silicon germanium layer having a germanium to silicon ratio greater than 1:1 using silylgermane and a diluent.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhi Yuan; Fiorenza, James, Solutions for integrated circuit integration of alternative active area materials.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.