Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/495
H01L-023/48
H01L-023/58
H01L-023/04
H01L-023/02
H01L-023/28
출원번호
US-0099155
(2002-03-13)
발명자
/ 주소
James,Stephen L.
Cobbley,Chad A.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Perkins Coie LLP
인용정보
피인용 횟수 :
6인용 특허 :
145
초록▼
Packaged microelectronic devices, interconnecting units for packaged microelectronic devices, and methods and apparatuses for packaging microelectronic devices with pressure release elements. In one aspect of the invention, a packaged microelectronic device includes a microelectronic die, an interco
Packaged microelectronic devices, interconnecting units for packaged microelectronic devices, and methods and apparatuses for packaging microelectronic devices with pressure release elements. In one aspect of the invention, a packaged microelectronic device includes a microelectronic die, an interconnecting unit coupled to the die, and a protective casing over the die. The interconnecting unit can have a substrate with a first side and a second side to which the die is attached, a plurality of contact elements operatively coupled to corresponding bond-pads on the die, and a plurality of ball-pads on the first side of the substrate electrically coupled to the contact elements. The protective casing can have at least a first cover encapsulating the die on the first side of the substrate. The packaged microelectronic device can also include a pressure relief element through at least a portion of the first cover and/or the substrate. The pressure relief element can have an opening to an external environment and a passageway to an internal location within the packaged microelectronic device. In operation, the pressure relief element releases gases or other forms of moisture entrapped by the casing and/or the substrate during high temperature processing of the packaged microelectronic device.
대표청구항▼
The invention claimed is: 1. A packaged microelectronic device, comprising: a microelectronic die having an integrated circuit and a bond-pad array having a plurality of bond-pads operatively coupled to the integrated circuit; an interconnecting unit having a substrate with a first side and a secon
The invention claimed is: 1. A packaged microelectronic device, comprising: a microelectronic die having an integrated circuit and a bond-pad array having a plurality of bond-pads operatively coupled to the integrated circuit; an interconnecting unit having a substrate with a first side and a second side to which the die is attached, a plurality of contact elements operatively coupled to corresponding bond-pads on the die, a plurality of ball-pads on the first side, and a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; a protective casing having at least a first cover encapsulating the die on the second side of the substrate; and a plurality of pressure relief elements through at least a portion of the first cover, the individual pressure relief elements having an opening to an external environment and a passageway to an internal location. 2. A packaged microelectronic device, comprising: a microelectronic die having an integrated circuit and a bond-pad array having a plurality of bond-pads operatively coupled to the integrated circuit; an interconnecting unit having a substrate with a first side and a second side to which the die is attached, a plurality of contact elements operatively coupled to corresponding bond-pads on the die, a plurality of ball-pads on the first side, and a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; a protective casing having at least a first cover encapsulating the die on the second side of the substrate; and a plurality of pressure relief elements through at least a portion of the first cover and/or the substrate, the individual pressure relief elements having an opening to an external environment and a passageway to an internal location, wherein each pressure relief element is a depression in the first cover and/or the substrate that does not pass completely through the first cover and/or the substrate such that the opening is at an external side of the first cover and/or the substrate and the internal location is at an intermediate depth within the first cover and/or the substrate, the first cover and/or the substrate having a thickness between the internal location and the second side that is configured to rupture at a predetermined pressure. 3. The device of claim 2 wherein: the microelectronic die is attached to the second side of the substrate by an adhesive; and the depressions are over the adhesive. 4. The device of claim 1 wherein the individual pressure relief elements are holes completely through the first cover such that the internal location is at a backside of the die. 5. The device of claim 1 wherein the individual pressure relief elements are depressions in the first cover that do not pass completely through the first cover such that the internal location is at an intermediate depth within the first cover, the first cover having a thickness between the internal location and a backside of the die that is configured to rupture at a predetermined pressure. 6. A packaged microelectronic device, comprising: a microelectronic die having an integrated circuit and a bond-pad array having a plurality of bond-pads operatively coupled to the integrated circuit; an interconnecting unit having a substrate with a first side and a second side to which the die is attached, a plurality of contact elements operatively coupled to corresponding bond-pads on the die, a plurality of ball-pads on the first side, and a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; a protective casing having at least a first cover encapsulating the die on the second side of the substrate; and a plurality of pressure relief elements through at least a portion of the first cover, the individual pressure relief elements being configured to release a gas entrapped by the casing. 7. A packaged microelectronic device, comprising: a microelectronic die having an integrated circuit and a bond-pad array having a plurality of bond-pads operatively coupled to the integrated circuit; an interconnecting unit having a substrate with a first side and a second side to which the die is attached, a plurality of contact elements operatively coupled to corresponding bond-pads on the die, a plurality of ball-pads on the first side, and a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; a protective casing having at least a first cover encapsulating the die on the second side of the substrate; and a plurality of pressure relief elements through at least a portion of the first cover and/or the substrate, the individual pressure relief elements being configured to release a gas entrapped by the casing and/or the substrate, wherein each pressure relief element is a depression in the first cover and/or the substrate that does not pass completely through the first cover and/or the substrate such that the opening is at an external side of the first cover and/or the substrate and the internal location is at an intermediate depth within the first cover and/or the substrate, the first cover and/or the substrate having a thickness between the internal location and the second side that is configured to rupture at a predetermined pressure. 8. The device of claim 7 wherein: the microelectronic die is attached to the second side of the substrate by an adhesive; and the depressions are over the adhesive. 9. The device of claim 6 wherein the individual pressure relief elements are holes completely through the first cover such that the internal location is at a backside of the die. 10. The device of claim 6 wherein the individual pressure relief elements are depressions in the first cover that do not pass completely through the first cover such that the internal location is at an intermediate depth within the first cover, the first cover having a thickness between the internal location and a backside of the die that is configured to rupture at a predetermined pressure. 11. A packaged microelectronic device, comprising: an interconnecting unit having a substrate with a first side and a second side, a slot defining an open region between the first and second sides, a plurality of contact elements on the first side and adjacent to the slot, a plurality of ball-pads on the first side, and a plurality of conductive elements on the first side extending from selected contact elements to corresponding ball-pads; a microelectronic die having an integrated circuit and a plurality of bond-pads operatively coupled to the integrated circuit, the die being attached to the second side of the substrate, and the bond-pads being aligned with the slot; a plurality of wire-bond lines in the slot extending between selected bond-pads on the die and corresponding contact elements on the substrate; a protective casing having a first cover encapsulating the die on the second side of the substrate and a second cover encapsulating the bond-pads, the wire-bond lines and the contact elements; and a pressure relief element through at least a portion of the first cover and/or the substrate, the pressure relief element being configured to release a gas entrapped by the casing and/or the substrate. 12. The device of claim 11 wherein the pressure relief element is a depression in the substrate that does not pass completely through the substrate such that the opening is at the first side of the substrate and the internal location is at an intermediate depth within the substrate, the substrate having a thickness between the internal location and the second side that is configured to rupture at a predetermined pressure. 13. The device of claim 12 wherein: the microelectronic die is attached to the second side of the substrate by an adhesive; and the depression is over the adhesive. 14. The device of claim 11 wherein the pressure relief element is a depression in the first cover that does not pass completely through the first cover such that the internal location is at an intermediate depth within the first cover, the first cover having a thickness between the internal location and a backside of the die that is configured to rupture at a predetermined pressure. 15. An interconnecting unit for use in packaging a microelectronic device, comprising: a substrate with a first side and a second side, the second side being configured to receive the die; an adhesive attached to the second side of the substrate; a contact array with a plurality of contact elements on the first side and/or the second side; a ball-pad array with a plurality of ball-pads on the first side; a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; and a pressure relief element through at least a portion of the substrate positioned at a location apart from the contact elements and over the adhesive, the pressure relief element having an opening at the first side of the substrate and an internal location at least proximate to the second side of the substrate such that the adhesive is exposed to the external environment. 16. The unit of claim 15 wherein the pressure relief element is a hole completely through the substrate such that the opening is at the first side of the substrate and the internal location is at the second side of the substrate. 17. The unit of claim 15 wherein the pressure relief element is an elongated channel completely through the substrate such that the opening is at the first side of the substrate and the internal location is at the second side of the substrate. 18. An interconnecting unit for use in packaging a microelectronic device, comprising: a substrate with a first side and a second side, the second side being configured to receive the die; a contact array with a plurality of contact elements on the first side and/or the second side; a ball-pad array with a plurality of ball-pads on the first side; a plurality of conductive elements extending from selected contact elements to corresponding ball-pads; and a pressure relief element through at least a portion of the substrate positioned at a location apart from the contact elements, the pressure relief element having an opening at the first side of the substrate and an internal location at least proximate to the second side of the substrate, wherein the pressure relief element is a depression in the substrate that does not pass completely through the substrate such that the opening is at the first side of the substrate and the internal location is at an intermediate depth within the substrate, the substrate having a thickness between the internal location and the second side configured to rupture at a predetermined pressure. 19. The unit of claim 18 wherein: the interconnecting unit further comprises an adhesive attached to the second side of the substrate; and the depression is over the adhesive.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (145)
King Jerrold L. ; Brooks J. Mike ; Moden Walter L., Adhesion enhanced semiconductor die for mold compound packaging.
Tandy Patrick W. ; Brand Joseph M. ; Rumsey Brad D. ; Stephenson Steven R. ; Corisis David J. ; Bolken Todd O. ; Schrock Edward A. ; Dickey Brenton L., Controlling packaging encapsulant leakage.
SinghDeo Narendra N. (New Haven CT) Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL), Electronic packaging of components incorporating a ceramic-glass-metal composite.
Poinelli Renato,ITX ; Corno Marziano,ITX, Heat-dissipating and supporting structure for a plastic package with a fully insulated heat sink for an electronic devi.
Chang Chi S. (Endicott) Hoffarth Joseph G. (Binghamton) Markovich Voya R. (Endwell) Snyder Keith A. (Vestal) Wiley John P. (Vestal NY), High density circuit board and method of making same.
Fox ; III Angus C. (Boise ID) Farnworth Warren M. (Nampa ID), High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vi.
Corisis David J. ; Reynolds Tracy ; Slaughter Michael ; Cram Daniel ; Nevill Leland R. ; King Jerrold L., Integrated circuit package alignment feature.
Corisis David J. ; Reynolds Tracy ; Slaughter Michael ; Cram Daniel ; Nevill Leland R. ; King Jerrold L., Integrated circuit package including lead frame with electrically isolated alignment feature.
Bolken Todd O. ; Peters David L. ; Tandy Patrick W. ; Cobbley Chad A., Method for fabricating semiconductor packages using mold tooling fixture with flash control cavities.
McShane Michael B. (Austin TX) Casto James J. (Austin TX) Joiner Bennett A. (Austin TX), Method for making a thermally enhanced semiconductor device by holding a leadframe against a heatsink through vacuum suc.
Djennas Frank (Austin TX) Nomi Victor K. (Round Rock TX) Pastore John R. (Leander TX) Reeves Twila J. (Austin TX) Postlethwait Les (Lexington TX), Method for making semiconductor device having no die supporting surface.
Farnworth Warren M. ; Wood Alan G. ; Hembree David R. ; Akram Salman, Method for testing semiconductor dice with conventionally sized temporary packages.
Manzione Louis T. (Summit NJ) Weld John D. (Succasunna NJ), Method of encapsulating large substrate devices using reservoir cavities for balanced mold filling.
Chobot Ivan I. (Whitby NY CAX) Covert John A. (Binghamton NY) Haight Randy L. (Waverly NY) Mansfield Keith D. (New Milford PA) Miller Donald W. (Newark Valley NY) Neira Reinaldo A. (Endicott NY) Petr, Printed circuit board or card thermal mass design.
McMillan ; II Richard Keith ; Jairazbhoy Vivek Amir ; Gordon Robert Joseph ; Garfinkel George Albert, Reflow soldering to mounting pads with vent channels to avoid skewing.
Akram Salman, Semiconductor devices having protective layers thereon through which contact pads are exposed and stereolithographic methods of fabricating such semiconductor devices.
Farnworth Warren M. ; Hembree David R. ; Gochnour Derek ; Akram Salman ; Jacobson John O. ; Wark James M. ; Thummel Steven G., Semiconductor package with pre-fabricated cover and method of fabrication.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.