Apparatus for TFCI mapping in wireless communication mobile station and method thereof
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-027/04
H04L-027/02
H04L-027/12
H04L-027/10
H04L-027/20
H04Q-007/20
출원번호
US-0983118
(2001-10-23)
우선권정보
KR-2001-46061(2001-07-30)
발명자
/ 주소
Lim,In Gi
Park,Hyung Il
Kim,Kyung Soo
Cho,Han Jin
출원인 / 주소
Electronics and Telecommunications Research Institute
대리인 / 주소
Mayer, Brown, Rowe &
인용정보
피인용 횟수 :
9인용 특허 :
9
초록▼
In an apparatus for a TFCI mapping in a wireless communication mobile station, and a method thereof, the apparatus includes an encoding unit for encoding a TFCI transmitted from a main control unit as a CPU; a TFCI mapping unit for generating necessary control parameter and a TFCI code by using a si
In an apparatus for a TFCI mapping in a wireless communication mobile station, and a method thereof, the apparatus includes an encoding unit for encoding a TFCI transmitted from a main control unit as a CPU; a TFCI mapping unit for generating necessary control parameter and a TFCI code by using a signal encoded by the encoding unit and a signal transmitted from the CPU; and a CPU for controlling the encoding unit and the mapping unit.
대표청구항▼
What is claimed is: 1. An apparatus for a TFCI (Transport Format Combination Indicator) mapping in a wireless communication mobile station, comprising: an encoding unit for encoding a TFCI transmitted from a main control unit; a TFCI mapping unit for generating a necessary control parameter and a T
What is claimed is: 1. An apparatus for a TFCI (Transport Format Combination Indicator) mapping in a wireless communication mobile station, comprising: an encoding unit for encoding a TFCI transmitted from a main control unit; a TFCI mapping unit for generating a necessary control parameter and a TFCI code by using a signal encoded by the encoding unit and a signal transmitted from the main control unit; and a CPU for controlling the encoding unit and the TFCI mapping unit, wherein the TFCI mapping unit includes: a mapper control block for receiving (a) a signal (TGSTART) indicating a start slot of a non transmission section TG, (b) a signal (TGLENGTH) indicating a length of TG from the CPU, (c) a strobe signal (TFCI STB) necessary for receiving a 32 bit TFCI code value from the encoding unit, (d) a signal (TFCI LOAD) indicating start of a new frame, (e) a signal (TFCI ON) which becomes 1 in a TFCI transmission section within one slot, (f) a transmission interval signal of the TFCI (SF 256 EN) of the TFCI and (g) a main clock signal MCLK, from the wireless communication mobile station, wherein the mapper control block generates a first output signal SEL2[1:0], a second output signal SEL4[3:0]and a third output signal SEL3[2:0]; and a shift register blockin which the TFCI mapping is completed and for receiving control signals (SEL2[1:0], SEL 4[3:0] and SEL3[2:0]) from the mapper control block, receiving a serial value of the 32 bit TFCI code value (TFCI_DATA) from the encoding unit, receiving the main clock signal (MCLK) from the wireless communication mobile station, and generating a TFCI TFCI O code value. 2. The apparatus as recited in claim 1, wherein said mapper control block includes: a first D-flipflop for receiving the TGSTART and the TFCI_LOAD signals transmitted from the CPU; a second D-flipflop for receiving the TGLENGTH and the TFCI_LOAD signals transmitted from the CPU; a lookup table storage for generating the TFCI number per slot and the TFCI number repeated per frame for a signal received from the second D-flipflop; a multiplier for multiplying the signal received from the first D-flipflop by the TFCI number per slot received from the lookup table storage; a lower bit generator for selecting a lower bit for the signal received from the multiplier; an adder for adding up signals received from the lower bit generator and the lookup table; a counter for receiving the TFCI_LOAD and MCLK signals, and the signal returned from a fourth D-flipflop, and performing a down counting; a comparator for comparing signals received from the adder and the counter; a third D-flipflop for receiving the signal transmitted from the comparator and the MCLK signal; a first OR gate for receiving the signal of numerous bits transmitted from the counter; a first AND gate for receiving the signal transmitted from the first OR gate and the signal returned from a fourth D-flipflop; a second OR gate for receiving the signal transmitted from the first AND gate and the TFCI_LOAD signal; the fourth D-flipflop for receiving the signal transmitted from the second OR gate and the MCLK signal; a NOT gate for receiving the TFCI_STB signal; a first NOR gate for receiving the TFCI_LOAD signal and the signal transmitted from the fourth D-flipflop and the signal transmitted from a second AND gate; a second NOR gate for receiving the signal transmitted from the second AND gate and the signal transmitted from the third D-flipflop; and the second AND gate for receiving the TFCI_ON and the SF 256_EN signals. 3. The apparatus as recited in claim 1, wherein said first output signal (SEL2[1:0]) is a bit stream which is based on a signal SEL2[0] transmitted from a NOT gate and a TFCI_STB(SEL2[1]) signal. 4. The apparatus as recited in claim 1, wherein said second output signal (SEL4[3:0]) is a bit stream which is based on a signal (SEL4[0]) transmitted from a first NOR gate, a TFCI_LOAD(SEL4[1]) signal, a signal (SEL4[ 2]) transmitted from a fourth D-flipflop and a signal (SEL4[ 3]) transmitted from a second AND gate. 5. The apparatus as recited in claim 1, wherein said third output signal (SEL3[2:0]) is a bit stream which is based on a signal (SEL3[0]) transmitted from a second NOR gate, a signal (SEL3[1]) transmitted from a third D-flipflop and a signal SEL3[2] transmitted from a second AND gate. 6. The apparatus as recited in claim 1, wherein said shift register block includes: a first shift register for receiving the first output signal (SEL2[1:0]) and the TFCI_DATA signal, and loading TFCI storage data to a second shift register; the second shift register for receiving the second output signal (SEL4[3:0]) and the MCLK signal, receiving data from the first shift register to perform a shift rotation and provide it as an output, and loading some data to a third shift register in the midst of performing the shift rotation in case that SEL3[ 1] among the third output signal is 1; and the third shift register for receiving the third output signal SEL3[2:0] and MCLK, and receiving the data from the second shift register, and outputting it. 7. A method for a TFCI (Transport Format Combination Indicator) mapping in a wireless communication mobile station, comprising the steps of: a) encoding a TFCI transmitted from a main control unit CPU to generate an encoded signal; b) generating control parameters by using the encoded signal, a signal transmitted from the CPU and a signal transmitted from a mobile station; c) generating a TFCI code bit repetitive pattern to generate a TFCI code; and d) transmitting data according to a mapped code, wherein the step b) includes: b1) receiving a signal (TGSTART) indicating a start slot of a non transmission section TG and a signal (TGLENGTH) indicating a length of TG from the CPU, for receiving a strobe signal (TFCI_STB) necessary for receiving a 32 bit TFCI code value from an encoding unit in series; and b2) generating a first output signal (SEL2[1: 0]), a second output signal (SEL4[3:0]), a third output signal (SEL3[2:0]), a signal (TFCI_LOAD) for informing of a start of a new frame, a signal (TFCI_ON) which becomes 1 in a TFCI transmission section within one slot, a transmission interval signal of the TFCI (SF256_EN), and a main clock signal (MCLK), from the wireless communication mobile station, wherein the step c) includes: c1) receiving control signals (SEL2[1:0], SEL4[3:0] and SEL3[2:0]) from a mapper control block, receiving a serial value of the 32 bit TFCI code TFCI_DATA from the encoding unit, and receiving the main clock signal (MCLK) from the wireless communication mobile station; and c2) generating a TFCI TFCI_O code value. 8. A computer readable record medium storing of a program, in a TFCI (Transport Format Combination Indicator) mapping apparatus which has a microprocessor, for executing a method for a TFCI mapping in a wireless communication mobile station, the method comprising the steps of: a) encoding a TFCI transmitted from a main control unit CPU to generate an encoded signal; b) generating control parameters by using the encoded signal, a signal transmitted from the CPU and a signal transmitted from a mobile station; c) clarifying whether or not a TFCI transmission is a non-compressed mode, generating a TFCI code by puncturing data in a case of the non compressed mode, generating a TFCI code bit repetitive pattern in a case of a compressed mode to generate the TFCI code; and d) transmitting data according to a mapped code, wherein the step b) includes: b1) receiving a signal (TGSTART) indicating a start slot of a non transmission section TG and a signal (TGLENGTH) indicating a length of TG from the CPU, for receiving a strobe signal (TFCI_STB) necessary for receiving a 32 bit TFCI code value from an encoding unit in series; and b2) generating a first output signal (SEL2[1: 0]), a second output signal (SEL4[3:0]), a third output signal (SEL3[2:0]), a signal (TFCI_LOAD) for informing of a start of a new frame, a signal (TFCI_ON) which becomes 1 in a TFCI transmission section within one slot, a transmission interval signal of the TFCI (SF256_EN), and a main clock signal (MCLK), from the wireless communication mobile station, wherein the step c) includes: c1) receiving control signals (SEL2[1:0], SEL4[3:0] and SEL3[2:0]) from a mapper control block, receiving a serial value of the 32 bit TFCI code (TFCI_DATA) from the encoding unit, and receiving the main clock signal (MCLK) from the wireless communication mobile station; and c2) generating a TFCI TFCI_O code value.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (9)
Butterfield Lee A ; Giallorenzi Thomas R ; Gibson ; Jr. L Andrew ; Griffin Dan M ; Harris Johnny M ; Perkins Steven B ; Steagall R William, Data scrambling system and method and communications system incorporating same.
Yang, Rui; Pietraski, Philip J.; Zeira, Eidad M.; Reznik, Alexander; Yang, Yongwen E., Method and apparatus for encoding channel quality indicator and precoding control information bits.
Yang, Rui; Pietraski, Philip J.; Zeira, Eldad M.; Reznik, Alexander; Yang, Yongwen E., Method and apparatus for encoding channel quality indicator and precoding control information bits.
Zeira, Eldad M.; Reznik, Alexander; Yang, Rui; Pietraski, Philip J.; Yang, Yongwen, Method and apparatus for encoding channel quality indicator and precoding control information bits.
Zeira, Eldad M.; Reznik, Alexander; Yang, Rui; Pietraski, Philip J.; Yang, Yongwen, Method and apparatus for encoding channel quality indicator and precoding control information bits.
Oki,Noboru, Method of multiplexing information in mobile communications, method and apparatus for decoding transport format combination indicator, and mobile station apparatus, base station apparatus and mobile communication system.
Malladi, Durga Prasad; Willenegger, Serge D.; Zhang, Xiaoxia, Systems and methods for multiplexing control data for multiple data channels onto a single control channel.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.