Combination field programmable gate array allowing dynamic reprogrammability
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G11C-011/24
G11C-011/21
출원번호
US-0857667
(2004-05-28)
발명자
/ 주소
Peng,Jack Zezhong
Liu,Zhongshang
Fong,David
Ye,Fei
출원인 / 주소
KLP International, Ltd.
대리인 / 주소
Perkins Coie LLP
인용정보
피인용 횟수 :
38인용 특허 :
97
초록▼
A cell that can be used as a dynamic memory cell for storing data used in programming a field programmable gate array (FPGA) is disclosed. The cell comprises a select transistor having a gate, a source, and a drain, the gate connected to said write bitline, the source connected to a floating point n
A cell that can be used as a dynamic memory cell for storing data used in programming a field programmable gate array (FPGA) is disclosed. The cell comprises a select transistor having a gate, a source, and a drain, the gate connected to said write bitline, the source connected to a floating point node, and the drain connected to a row wordline. A sense device determines the data stored on the floating point node. Finally, switch that is controlled by the floating point node is provided.
대표청구항▼
The invention claimed is: 1. A dynamic memory cell for storing data used in programming a field programmable gate array (FPGA), the cell useful in an array having column write bitlines, read bitlines, and row wordlines, the cell comprising: a select transistor having a gate, a source, and a drain,
The invention claimed is: 1. A dynamic memory cell for storing data used in programming a field programmable gate array (FPGA), the cell useful in an array having column write bitlines, read bitlines, and row wordlines, the cell comprising: a select transistor having a gate, a source, and a drain, said gate connected to a write bitline, said source connected to a floating point node, and said drain connected to a row wordline; a sense device for determining the data on said floating point node, said sense device connected between said read bitline and said row wordline; and a switch being controlled by said floating point node, wherein said floating point control node stores data as a voltage indicative of a one or a zero. 2. The cell of claim 1 wherein said switch is a MOSFET and a gate of said MOSFET being connected to said floating point node. 3. The cell of claim 1 wherein data is placed onto said floating point node by turning on said select transistor and placing the data onto said row wordline. 4. The cell of claim 1 wherein said switch is selected from the group of NMOS transistor, PMOS transistor, or inverter. 5. The cell of claim 1 wherein said floating node is connected to a control gate of said sense device. 6. A dynamic memory cell for storing data, the cell useful in an array having column write bitlines, read bitlines, and row wordlines, the cell comprising: a select transistor having a gate, a source, and a drain, said gate connected to a write bitline, said source connected to a floating point node, and said drain connected to a row wordline; and a sense device for determining the data on said floating point node, said sense device comprising a transistor arrangement connected between said read bitline and said row wordline, said transistor arrangement having a control gate connected to said floating point node. 7. The cell of claim 6 wherein data is placed onto said floating point node by turning on said select transistor and placing the data onto said row wordline. 8. The cell of claim 6 wherein said transistor arrangement comprises two transistors connected in series, a first transistor having a control gate connected to said floating point node and a second transistor having a second transistor gate connected to said row wordline. 9. A dynamic memory cell for storing data, the cell useful in an array having column write bitlines, read bitlines, and row wordlines, the cell comprising: a select transistor having a gate, a source, and a drain, said gate connected to a write bitline, said source connected to a floating point node, and said drain connected to a row wordline; and a switch being controlled by said floating point node, wherein said floating point control node stores data as a voltage indicative of a one or a zero. 10. The cell of claim 9 wherein said switch is a MOSFET and a gate of said MOSFET being connected to said floating point node. 11. The cell of claim 9 wherein data is placed onto said floating point node by turning on said select transistor and placing the data onto said row wordline. 12. The cell of claim 9 wherein said switch is selected from the group of NMOS transistor, PMOS transistor, or inverter. 13. The cell of claim 9 wherein during programming of said switch, said floating point node has a voltage higher than the source or drain of said switch. 14. The cell of claim 13 wherein said floating point node has a voltage of at least (1+CR)*Vcc+Vt, where CR is the coupling ratio of the gate of the switch to the floating point node and Vt is the threshold voltage of the switch. 15. A dynamic memory cell for storing data used in programming a field programmable gate array (FPGA), the cell having column write bitlines, read bitlines, and row wordlines, the cell comprising: a select transistor having a gate, a source, and a drain, said gate connected to a write bitline, said source connected to a floating point node, and said drain connected to a row wordline; and a switch being controlled by said floating point node, wherein said floating point control node stores data as a voltage indicative of a one or a zero, wherein during programming of said switch, said floating point node has a voltage higher than the source or drain of said switch. 16. The cell of claim 15 wherein data is placed onto said floating point node by turning on said select transistor and placing the data onto said row wordline. 17. (Original) The cell of claim 15 wherein said switch is selected from the group of NMOS transistor, PMOS transistor, or inverter. 18. The cell of claim 15 wherein said floating point node has a voltage of at least (1+CR)*Vcc+Vt, where CR is the coupling ratio of the gate of the switch to the floating point node and Vt is the threshold voltage of the switch.
Peng, Jack Zezhong; Liu, Zhongshan; Ye, Fei; Fliesler, Michael David, Combination field programmable gate array allowing dynamic reprogrammability and non-votatile programmability based upon transistor gate oxide breakdown.
Leonard Forbes ; Luan C. Tran ; Alan R. Reinberg ; Joseph E. Geusic ; Kie Y. Ahn ; Paul A. Farrar ; Eugene H. Cloud ; David J. McElroy, Dynamic flash memory cells with ultra thin tunnel oxides.
Hazani Emanuel (1210 Sesame Dr. Sunnyvale CA 94087), EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared betwee.
Hamdy Esmat Z. (Fremont CA) Mohsen Amr M. (Saratoga CA) McCollum John L. (Saratoga CA) Chen Shih-Ou (Fremont CA) Chiang Steve S. (Saratoga CA), Electrically-programmable low-impedance anti-fuse element.
Basire Dominique (Chailly-En-Biere VT FRX) Bhattacharyya Arup (Essex Junction VT) Howard James K. (Morgan Hill CA) Mollier Pierre (Boissise-Le-Roi-Saint Fargeau Ponthierry FRX), Electronically programmable read only memory.
Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Noel, Jr., Francis Edward; Rincon, Ann Marie; Strole, Norman Clark, Field programmable network processor and method for customizing a network processor.
Andrews William B. ; Britton Barry K. ; Ngai Kai-Kit ; Powell Gary P. ; Singh Satwant ; Spivak Carolyn W. ; Stuby ; Jr. Richard G., Global signal distribution with reduced routing tracks in an FPGA.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Rotier Michael J. (Sunnyvale CA) Huffman William A. (Santa Cruz CA), Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system.
McConnell, David A.; Dasari, Ajithkumar V.; Mason, Martin T., Method for implementing a physical design for a dynamically reconfigurable logic circuit.
Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCollum John L. (Saratoga CA), Method of making programmable low impedance interconnect diode element.
Jeung, Seong-ho, Methods of reading and/or writing data to memory devices including virtual ground lines and/ or multiple write circuits and related devices.
Rao Kameswara K. ; Voogel Martin L. ; Toutounchi Shahin ; Karp James, Non-volatile memory array using gate breakdown structure in standard sub 0.35 micron CMOS process.
Kawakami Minoru,JPX ; Yano Mitsuhiro,JPX ; Yamashita Yasunori,JPX ; Souno Hidetoshi,JPX, Power semiconductor device and method for manufacturing the same.
Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
Ghilardelli Andrea,ITX ; Ghezzi Stefano,ITX ; Commodaro Stefano,ITX ; Maccarrone Marco,ITX, Switching circuit having an output voltage varying between a reference voltage and a negative voltage.
Kwong Dim-Lee (Austin TX) Yoon Giwan (Austin TX) Kim Jonghan (Austin TX) Han Liang-Kai (Austin TX) Yan Jiang (Austin TX), Ultra thin dielectric for electronic devices and method of making same.
Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.
Tak, Nam-Kyun; Song, Ki-Whan, Capacitorless one-transistor semiconductor memory device having improved data retention abilities and operation characteristics.
Peng,Jack Zezhong; Fong,David; Luan,Harry Shengwen; Wang,Jianguo; Liu,Zhongshang, Memory cell comprising an OTP nonvolatile memory unit and a SRAM unit.
Song, Ki-Whan; Tak, Nam-Kyun, Memory cell structures, memory arrays, memory devices, memory controllers, and memory systems, and methods of manufacturing and operating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.