$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor chip and method for manufacturing the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
출원번호 US-0730047 (2003-12-09)
우선권정보 JP-2002-368947(2002-12-19)
발명자 / 주소
  • Yamazaki,Shunpei
  • Takayama,Toru
  • Maruyama,Junya
  • Ohno,Yumiko
출원인 / 주소
  • Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
    Fish &
인용정보 피인용 횟수 : 57  인용 특허 : 28

초록

A semiconductor chip having a plurality of device formative layers that are formed into an integrated thin film is provided by a technique for transferring. According to the present invention, a semiconductor chip that is formed into a thin film and that is highly integrated can be manufactured by t

대표청구항

What is claimed is: 1. A semiconductor chip comprising: a first device formative layer with a thickness of at most 50 μm provided over a thermal conductive substrate via a first adhesive layer; a thermal conductive film formed on the first device formative layer; and a second device formative

이 특허에 인용된 특허 (28)

  1. Duthaler Gregg M. ; Kazlas Peter T. ; Drzaic Paul S., Assembly of microencapsulated electronic displays.
  2. Ding, Yi-Chuan; Lee, Xin Hui; Chen, Kun-Ching, Chip scale package and manufacturing method.
  3. Shunpei Yamazaki JP; Jun Koyama JP; Yoshiharu Hirakata JP; Takeshi Fukunaga JP, Electrooptical device.
  4. Nakatsuka Yasuo,JPX, Film carrier and laminate type mounting structure using same.
  5. Miyano Ichiro,JPX ; Serizawa Koji,JPX ; Tanaka Hiroyuki,JPX ; Shinoda Tadao,JPX ; Sakaguchi Suguru,JPX, Film carrier tape and laminated multi-chip semiconductor device incorporating the same and method thereof.
  6. Spitzer Mark B. ; Gale Ronald P. ; Jacobsen Jeffrey, Head mounted liquid crystal display system.
  7. Vu Duv-Pach (Taunton MA) Dingle Brenda (Mansfield MA) Cheong Ngwe (Boston MA), High density electronic circuit modules.
  8. Yamazaki, Shunpei; Inukai, Kazutaka, Light emitting device and electrical appliance.
  9. Kawakami, Hisanori; Endo, Kogo, Light source device, illumination device liquid crystal device and electronic apparatus.
  10. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Mansfield MA), Liquid crystal display having essentially single crystal transistors pixels and driving circuits.
  11. Moden Walter L. ; King Jerrold L. ; Brooks Jerry M., Low profile multi-IC chip package connector.
  12. Inoue Satoshi,JPX ; Shimoda Tatsuya,JPX, Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device.
  13. Yamazaki Shunpei,JPX ; Nakajima Setsuo,JPX ; Arai Yasuyuki,JPX, Method for producing display device.
  14. Sayyah, Keyvan, Method for transferring semiconductor device layers to different substrates.
  15. Brian S. Doyle, Method of delaminating a thin film using non-thermal techniques.
  16. Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bo.
  17. Shunpei Yamazaki JP; Yasuyuki Arai JP; Satoshi Teramoto JP, Method of manufacturing flexible display with transfer from auxiliary substrate.
  18. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Method of peeling off and method of manufacturing semiconductor device.
  19. Imasu, Satoshi; Yoshida, Ikuo; Hayashida, Tetsuya; Yamagiwa, Akira; Takeura, Shinobu, Process for mounting electronic device and semiconductor device.
  20. Katsuyuki Naitoh JP; Kenji Toyosawa JP, Semiconductor device and liquid crystal module adopting the same.
  21. Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Semiconductor device employing resinous material, method of fabricating the same and electrooptical device.
  22. Tatsuya Shimoda JP; Satoshi Inoue JP; Wakao Miyazawa JP, Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method.
  23. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
  24. Bellaar Pieter H.,NLX, Stacked chip assembly.
  25. Yoshida Yuichi,JPX, Stacked semiconductor device.
  26. Grigg, Ford B.; Jackson, Timothy L., Thin flip--chip method.
  27. Hawke Robert E.,CAX ; Patel Atin J.,CAX ; Binapal Sukhminder S.,CAX ; Divita Charles,CAX ; McNeil Lynn,CAX ; Fletcher Thomas G.,CAX, Three dimensional packaging configuration for multi-chip module assembly.
  28. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Nakajima Setsuo,JPX ; Arai Yasuyuki,JPX, Using a temporary substrate to attach components to a display substrate when fabricating a passive type display device.

이 특허를 인용한 특허 (57)

  1. Lin, Mou-Shiung; Lin, I, Shih-Hsiung, Chip package having a chip combined with a substrate via a copper pillar.
  2. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  3. Yamazaki, Shunpei; Kawamata, Ikuko; Miyaguchi, Atsushi, Display device and method for manufacturing the same.
  4. Lin, Mou-Shiung, High performance sub-system design and assembly.
  5. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  6. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  7. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  8. Sandhu, Gurtej S.; Parat, Krishna K., Integrated circuit structures, semiconductor structures, and semiconductor die.
  9. Martin, Gerard-Marie; Morelle, Jean-Michel; Vivet, Laurent, Laser soldering using thermal characteristics.
  10. Yamazaki, Shunpei; Takayama, Toru; Maruyama, Junya; Mizukami, Mayumi, Light emitting device, semiconductor device, and method of fabricating the devices.
  11. Meyer-Berg, Georg, Manufacturing of a device including a semiconductor chip.
  12. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  13. Sakaguchi, Kiyofumi; Yonehara, Takao; Kawase, Nobuo; Nakagawa, Kenji, Method of manufacturing semiconductor device.
  14. Sakaguchi, Kiyofumi; Yonehara, Takao; Kawase, Nobuo; Nakagawa, Kenji, Method of manufacturing semiconductor device.
  15. Takayama, Toru; Goto, Yuugo; Fukumoto, Yumiko; Maruyama, Junya; Tsurume, Takuya, Method of manufacturing semiconductor device.
  16. Takayama, Toru; Goto, Yuugo; Fukumoto, Yumiko; Maruyama, Junya; Tsurume, Takuya, Method of manufacturing semiconductor device including protective film.
  17. Yamaguchi, Mayumi; Izumi, Konami; Tateishi, Fuminori, Micro electro mechanical system, semiconductor device, and manufacturing method thereof.
  18. Yamaguchi, Mayumi; Izumi, Konami; Tateishi, Fuminori, Micro electro mechanical system, semiconductor device, and manufacturing method thereof.
  19. Yamaguchi, Mayumi; Izumi, Konami; Tateishi, Fuminori, Micro electro mechanical system, semiconductor device, and manufacturing method thereof.
  20. Yamaguchi, Mayumi; Izumi, Konami; Tateishi, Fuminori, Micro electro mechanical system, semiconductor device, and manufacturing method thereof.
  21. Takayama, Toru; Maruyama, Junya; Goto, Yuugo; Ohno, Yumiko; Tsurume, Takuya; Kuwabara, Hideaki, Peeling method.
  22. Yamazaki, Shunpei; Arai, Yasuyuki, Power storage device.
  23. Yamazaki, Shunpei; Arai, Yasuyuki, Power storage device.
  24. Yamazaki, Shunpei; Arai, Yasuyuki, Power storage device.
  25. Yamazaki, Shunpei; Arai, Yasuyuki, Power storage device.
  26. Saugier, Eric; Wong, Wing Shenq; Gani, David, Proximity and ranging sensor.
  27. Yamazaki,Shunpei; Takayama,Toru; Maruyama,Junya; Ohno,Yumiko, Semiconductor chip and method manufacturing the same.
  28. Yamazaki, Shunpei; Arai, Yasuyuki, Semiconductor device.
  29. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  30. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  31. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  32. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  33. Maruyama, Junya; Takayama, Toru; Ohno, Yumiko; Yamazaki, Shunpei, Semiconductor device and manufacturing method thereof, delamination method, and transferring method.
  34. Isobe, Atsuo, Semiconductor device and method for manufacturing the same.
  35. Isobe, Atsuo, Semiconductor device and method for manufacturing the same.
  36. Isobe, Atsuo, Semiconductor device and method for manufacturing the same.
  37. Takayama, Toru; Maruyama, Junya; Ohno, Yumiko, Semiconductor device and method for manufacturing the same.
  38. Takayama, Toru; Maruyama, Junya; Ohno, Yumiko, Semiconductor device and method for manufacturing the same.
  39. Takayama, Toru; Maruyama, Junya; Ohno, Yumiko, Semiconductor device and method for manufacturing the same.
  40. Hirao, Takashi; Yasui, Kan; Suzuki, Kazuhiro, Semiconductor device and power conversion device using same.
  41. Fukuda, Hiroyoshi, Semiconductor device capable of switching operation modes.
  42. Fukuda, Hiroyoshi, Semiconductor device capable of switching operation modes.
  43. Fukuda, Hiroyoshi, Semiconductor device capable of switching operation modes.
  44. Takayama, Toru; Maruyama, Junya; Ohno, Yumiko, Semiconductor device having EL element, integrated circuit and adhesive layer therebetween.
  45. Yamazaki, Shunpei; Takayama, Toru; Maruyama, Junya; Goto, Yuugo; Ohno, Yumiko; Arai, Yasuyuki; Shibata, Noriko, Semiconductor device having a flexible printed circuit.
  46. Yamazaki,Shunpei; Takayama,Toru; Maruyama,Junya; Goto,Yuugo; Ohno,Yumiko; Arai,Yasuyuki; Shibata,Noriko, Semiconductor device having a flexible printed circuit.
  47. Takayama, Toru; Maruyama, Junya; Ohno, Yumiko, Semiconductor device having light emitting element, integrated circuit and adhesive layer.
  48. Kanamori,Kohji; Nishizaka,Teiichirou; Kodama,Noriaki; Katayama,Isao; Matsuura,Yoshihiro; Ishihara,Kaoru; Harada,Yasushi; Minenaga,Naruaki; Oshita,Chihiro, Semiconductor device of a charge storage type.
  49. Takayama, Toru; Goto, Yuugo; Fukumoto, Yumiko; Maruyama, Junya; Tsurume, Takuya, Semiconductor device, method of manufacturing thereof, and method of manufacturing base material.
  50. Takayama,Toru; Goto,Yuugo; Fukumoto,Yumiko; Maruyama,Junya; Tsurume,Takuya, Semiconductor device, method of manufacturing thereof, and method of manufacturing base material.
  51. Yamaguchi, Mayumi; Izumi, Konami, Semiconductor integrated circuit, manufacturing method thereof, and semiconductor device using semiconductor integrated circuit.
  52. Yamaguchi, Mayumi; Izumi, Konami, Semiconductor integrated circuit, manufacturing method thereof, and semiconductor device using semiconductor integrated circuit.
  53. Yamaguchi, Mayumi; Izumi, Konami, Semiconductor integrated circuit, manufacturing method thereof, and semiconductor device using semiconductor integrated circuit.
  54. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  55. Fujioka, Hiroshi, Semiconductor substrate having a flexible, heat resistant, graphite substrate.
  56. Lin, Mou-Shiung; Lin, Shih-Hsiung; Lo, Hsin-Jung; Chen, Ying-Chih; Chou, Chiu-Ming, Stacked chip package with redistribution lines.
  57. Sasaki, Kazuhiro; Matsumoto, Hiroshi; Sumi, Shinobu, Transistor array, manufacturing method thereof and image processor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로