Methods of selectively bumping integrated circuit substrates and related structures
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
H01L-021/02
H01L-021/48
H01L-021/50
출원번호
US-0780529
(2004-02-17)
발명자
/ 주소
Jan,Jong Rong
Lu,Tsai Hua
Chiu,Sao Ling
Kung,Ling Chen
출원인 / 주소
Unitive Electronics Inc.
대리인 / 주소
Myers Bigel Sibley &
인용정보
피인용 횟수 :
21인용 특허 :
166
초록▼
Bumping a substrate having a metal layer thereon may include forming a barrier layer on the substrate including the metal layer and forming a conductive bump on the barrier layer. Moreover, the barrier layer may be between the conductive bump and the substrate, and the conductive bump may be lateral
Bumping a substrate having a metal layer thereon may include forming a barrier layer on the substrate including the metal layer and forming a conductive bump on the barrier layer. Moreover, the barrier layer may be between the conductive bump and the substrate, and the conductive bump may be laterally offset from the metal layer. After forming the conductive bump, the barrier layer may be removed from the metal layer thereby exposing the metal layer while maintaining a portion of the barrier layer between the conductive bump and the substrate. Related structures are also discussed.
대표청구항▼
That which is claimed is: 1. A method of bumping a substrate including a metal layer thereon wherein the metal layer has an exposed portion, the method comprising: forming a barrier layer comprising a barrier layer material on the substrate and on the exposed portion of the metal layer; forming a c
That which is claimed is: 1. A method of bumping a substrate including a metal layer thereon wherein the metal layer has an exposed portion, the method comprising: forming a barrier layer comprising a barrier layer material on the substrate and on the exposed portion of the metal layer; forming a conductive bump comprising a conductive bump material on the barrier layer wherein the barrier layer is between the conductive bump and the substrate and wherein the conductive bump is laterally offset and laterally separated from the exposed portion of the metal layer in a direction parallel to a surface of the substrate so that the exposed portion of metal layer is free of the conductive bump material; and after forming the conductive bump, removing the barrier layer from the exposed portion of the metal layer while maintaining a portion of the barrier layer between the conductive bump and the substrate so that the portion of the barrier layer maintained between the conductive bump and the substrate is laterally offset and laterally separated from the exposed portion of the metal layer in the direction parallel to the surface of the substrate and so that the exposed portion of the metal layer is free of the barrier layer material. 2. A method according to claim 1 wherein the substrate comprises an integrated circuit substrate. 3. A method according to claim 1 wherein the metal layer comprises an aluminum layer. 4. A method according to claim 1 wherein the barrier layer comprises a layer of TiW. 5. A method according to claim 1 wherein the metal layer, the barrier layer, and the conductive bump all comprise different materials. 6. A method according to claim 1 further comprising: before forming the conductive bump, forming a conductive under bump metallurgy layer on the barrier layer; and before removing the barrier layer, removing the conductive under bump metallurgy layer from the barrier layer opposite the metal layer while maintaining a portion of the conductive under bump metallurgy layer between the conductive bump and the substrate so that the portion of the conductive under bump metallurgy layer maintained between the conductive bump and the substrate is laterally offset and laterally separated from the exposed portion of the metal layer in the direction parallel to the surface of the substrate and so that the exposed portion of the metal layer is free of the conductive under bump metallurgy layer. 7. A method according to claim 6 wherein the conductive under bump metallurgy layer comprises copper. 8. A method according to claim 6 wherein the conductive under bump metallurgy layer and the barrier layer comprise different materials. 9. A method according to claim 6 further comprising: before forming the conductive bump, forming a second barrier layer on the under bump metallurgy layer wherein the second barrier layer and the under bump metallurgy layer comprise different materials and wherein the second barrier layer is between the conductive bump and the conductive under bump metallurgy layer. 10. A method according to claim 9 wherein the second barrier layer comprises nickel. 11. A method according to claim 10 wherein the under bump metallurgy layer comprises copper. 12. A method according to claim 9 wherein forming the second barrier layer comprises selectively forming the second barrier layer on a portion of the under bump metallurgy layer wherein the second barrier layer is laterally offset and laterally separated from the exposed portion of the metal layer in a direction parallel to the surface of the substrate. 13. A method according to claim 12 wherein forming the conductive bump comprises selectively forming the conductive bump on the second barrier layer laterally offset and laterally separated from the exposed portion of the metal layer in a direction parallel to the surface of the substrate. 14. A method according to claim 13 wherein selectively forming the second barrier layer and selectively forming the conductive bump comprise selectively forming the second barrier layer and the conductive bump using a same mask. 15. A method according to claim 1 wherein the conductive bump comprises at least one of solder, gold, and/or copper. 16. A method according to claim 1 wherein forming the conductive bump comprises selectively plating the bump on the barrier layer laterally offset and laterally separted from the exposed portion of the metal layer in a direction parallel to the surface of the substrate. 17. A method according to claim 1 wherein the integrated circuit substrate includes an input/output pad thereon, wherein the barrier layer is formed on the substrate including the metal layer and the input/output pad, and wherein the conductive bump is formed on the barrier layer opposite the input/output pad. 18. A method according to claim 17 wherein the metal layer and the bump pad both comprise aluminum. 19. A method according to claim 1 wherein the substrate includes an input/output pad thereon, wherein the barrier layer is formed on the substrate including the metal layer and the input/output pad, and wherein after removing the barrier layer from the exposed portion of the metal layer, the conductive bump is electrically coupled to the input/output pad. 20. A method according to claim 19 wherein the metal layer and the input/output pad both comprise aluminum. 21. A method according to claim 19 wherein the conductive bump is formed on the barrier layer opposite the input/output pad. 22. A method according to claim 19 wherein the conductive bump is laterally offset from the input/output pad in a direction parallel to the surface of the substrate. 23. A method according to claim 1 further comprising: after removing the barrier layer from the exposed portion of the metal layer, bonding a second substrate to the conductive bump. 24. A method of bumping an electronic device comprising a substrate including a metal layer thereon wherein the metal layer has an exposed portion, the method comprising: forming a barrier layer comprising a barrier layer material on the substrate wherein the barrier layer is laterally offset and laterally separated from the exposed portion of the metal layer in a direction parallel to a surface of the substrate so that the exposed portion of the metal layer is free of the barrier layer material; and forming a conductive bump comprising a conductive bump material on the barrier layer wherein the barrier layer is between the conductive bump and the substrate, wherein the conductive bump is laterally offset and laterally separated from the exposed portion of the metal layer in a direction parallel to the surface of the substrate so that the exposed portion of the metal layer is free of the conductive bump material, and wherein the barrier layer, the conductive bump, and the metal layer all comprise different conductive materials. 25. A method according to claim 24 wherein the electronic device comprises an integrated circuit device, and wherein the substrate comprises an integrated circuit substrate. 26. A method according to claim 24 wherein the barrier layer comprises titanium tungsten. 27. A method according to claim 26 wherein the exposed metal layer comprises aluminum. 28. A method according to claim 26 wherein the conductive bump comprises at least one of solder, gold, and/or copper. 29. A method according to claim 24 further comprising: forming a conductive under bump metallurgy layer between the barrier layer and the conductive bump. 30. A method according to claim 24 further comprising: bonding a second substrate bonded to the conductive bump. 31. A method according to claim 24 wherein the integrated circuit substrate includes an input/output pad thereon and wherein the barrier layer and the conductive bump are electrically connected to the input/output pad. 32. A method according to claim 31 wherein the input/output pad and the metal layer each comprise aluminum. 33. A method according to claim 31 wherein the conductive bump is on the barrier layer opposite the input/output pad. 34. A method according to claim 31 wherein the conductive bump is laterally offset from the input/output pad in a direction parallel to the surface of the substrate. 35. A method according to claim 24 further comprising: an under bump metallurgy layer between the barrier layer and the conductive bump wherein the under bump metallurgy layer and the barrier layer comprise different materials. 36. A method of bumping an integrated circuit substrate including a metal layer thereon wherein the metal layer has an exposed portion, the method comprising: forming a barrier layer on a substrate and on the exposed portion of the metal layer; forming a conductive bump on the barrier layer wherein the barrier layer is between the conductive bump and the substrate and wherein the conductive bump is laterally offset and laterally separated from the metal layer in a direction parallel to a surface of the substrate; and after forming the conductive bump, removing the barrier layer from the exposed portion of the metal layer while maintaining a portion of the barrier layer between the conductive bump and the substrate so that the portion of the barrier layer maintained between the conductive bump and the substrate is laterally separated from the metal layer in a direction parallel to the surface of the substrate. 37. A method according to claim 1 wherein removing the barrier layer further comprises removing the barrier layer from portions of the substrate surrounding the exposed portion of the metal layer. 38. A method according to claim 24 wherein portions of the substrate surrounding the exposed portion of the metal layer are free of the barrier layer material. 39. A method according to claim 36 wherein removing the barrier layer further comprises removing the barrier layer from portions of the substrate surrounding the exposed portion of the metal layer. 40. A method of bumping an electronic device comprising a substrate including a metal layer wherein the metal layer has an exposed portion, the method comprising: forming a barrier layer comprising a barrier layer material on the substrate wherein the exposed portion of the metal layer and portions of the substrate surrounding the exposed portion of the metal layer are free of the barrier layer material; and forming a conductive bump comprising a conductive bump material on the barrier layer wherein the barrier layer is between the conductive bump and the substrate, wherein the exposed portion of the metal layer and portions of the substrate surrounding the exposed portion of the metal layer are free of the conductive bump material, and wherein the barrier layer, the conductive bump, and the metal layer all comprise different conductive materials. 41. A method according to claim 40 wherein the electronic device comprises an integrated circuit device, and wherein the substrate comprises an integrated circuit substrate. 42. A method according to claim 40 wherein the barrier layer comprises titanium tungsten. 43. A method according to claim 42 wherein the exposed metal layer comprises aluminum. 44. A method according to claim 42 wherein the conductive bump comprises at least one of solder, gold, and/or copper. 45. A method according to claim 40 further comprising: forming a conductive under bump metallurgy layer between the barrier layer and the conductive bump. 46. A method according to claim 40 further comprising: bonding a second substrate bonded to the conductive bump. 47. A method according to claim 40 wherein the integrated circuit substrate includes an input/output pad thereon and wherein the barrier layer and the conductive bump are electrically connected to the input/output pad. 48. A method according to claim 47 wherein the input/output pad and the metal layer each comprise aluminum. 49. A method according to claim 47 wherein the conductive bump is on the barrier layer opposite the input/output pad. 50. A method according to claim 47 wherein the conductive bump is laterally offset from the input/output pad in a direction parallel to the surface of the substrate. 51. A method according to claim 40 further comprising: an under bump metallurgy layer between the barrier layer and the conductive bump wherein the under bump metallurgy layer and the barrier layer comprise different materials.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (166)
Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
David R. Hembree ; Jorge L. de Varona, Bumped semiconductor component having test pads, and method and system for testing bumped semiconductor components.
Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
Gardner David A. (Essex Jct. VT) Ryan James G. (Essex Jct. VT) Schaefer Joseph G. (Berkshire VT) Walton Erick G. (So. Burlington VT), Chromium-titanium alloy.
Merritt Scott Andrew ; Heim Peter John Schultz ; Dagenais Mario, Controlled solder interdiffusion for high power semiconductor laser diode die bonding.
Datta, Madhav; Emory, Dave; Joshi, Subhash M.; Menezes, Susanne; Suh, Doowon, Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same.
Nobuaki Hashimoto JP, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
Jones, Curtis Grant; Rogers, William Boyd; Rinne, Glenn A., Electroplating methods including maintaining a determined electroplating voltage and related systems.
Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
Chu Richard C. (Poughkeepsie NY) Gupta Omkarnath R. (Poughkeepsie NY) Hwang Un-Pah (Poughkeepsie NY) Simons Robert E. (Poughkeepsie NY), Gas encapsulated cooling module.
Christophorou Loucas G. (Oak Ridge TN) James David R. (Knoxville TN) Pace Marshall O. (Knoxville TN) Pai Robert Y. (Concord TN), Gaseous insulators for high voltage electrical equipment.
Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
Ellerson James V. (Endicott NY) Funari Joseph (Vestal NY) Varcoe Jack A. (Endwell NY), Interconnection of a carrier substrate and a semiconductor device.
Behun John R. (Poughkeepsie NY) Call Anson J. (Poughkeepsie NY) Cappo Francis F. (Wappingers Falls NY) Cole Marie S. (Wappingers Falls NY) Hoebener Karl G. (Georgetown TX) Klingel Bruno T. (Hopewell , Interconnection structure and test method.
Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
Datta Madhav ; Kanarsky Thomas Safron ; Pike Michael Barry ; Shenoy Ravindra Vaman, Metallic interconnect pad, and integrated circuit structure using same, with reduced undercut.
Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ), Metallization scheme providing adhesion and barrier properties.
Le Meau Michel (Saint Georges FRX) Boiteau Jean-Pierre (Villeveque FRX) Vernon Jean-Yves (Avrille FRX), Method and apparatus for soldering elements on the corresponding pads of a wafer, in particular a wafer having high-dens.
Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Koopman Nicholas G. (Raleigh NC) Rinne Glenn A. (Cary NC) Turlik Iwona (Raleigh NC) Yung Edward K. (Carrboro NC), Method of forming differing volume solder bumps.
Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Method of forming dual height solder interconnections.
Mones Arthur H. (Phoenix AZ) Sartell Jack A. (Bloomington MN) Kardashian Vahram S. (Plymouth MN), Method of forming solder bump terminals on semiconductor elements.
Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
Glenn A. Rinne, Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
Juskey ; Jr. Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Suppelsa Anthony B. (Coral Springs FL), Pad grid array for receiving a solder bumped chip carrier.
LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
Mandal Robert P. (Saratoga CA), Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein.
Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Crafts Douglas E. (San Jose CA) Murali Venkatesan (San Jose CA) Lee Caroline S. (Fresh Meadows NY), Process for single mask C4 solder bump fabrication.
Owyang King (Baldwinsville NY) Stein ; deceased Leonard (late of Dewitt NY by Vera Stein ; executrix), Semiconductor device with built-up low resistance contact.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structures including a titanium barrier layer.
Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Solder mass having conductive encapsulating arrangement.
Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
Abrami Anthony J. (Poughkeepsie NY) Arienzo Maurizio (Chappaqua NY) DiGiacomo Giulio (Hopewell Junction NY) Gaudenzi Gene J. (Purdys NY) McLaughlin Paul V. (Rhinebeck NY), Temperature controlled multi-layer module.
Kang Sung K. (Chappaqua NY) Palmer Michael J. (Walden NY) Reiley Timothy C. (Los Gatos CA) Topa Robert D. (Binghamton NY), Thermocompression bonding in integrated circuit packaging.
Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
Fogel, Keith E.; Ghosal, Balaram; Kang, Sung K.; Kilpatrick, Stephen; Lauro, Paul A.; Nye, III, Henry A.; Shih, Da-Yuan; Zupanski-Nielsen, Donna S., Interconnections for flip-chip using lead-free solders and having reaction barrier layers.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.