xDSL communications systems using shared/multi-function task blocks
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-012/66
H04B-001/38
H04J-001/02
H04J-001/00
출원번호
US-0797778
(2001-03-01)
발명자
/ 주소
Liu,Ming Kang
출원인 / 주소
Realtek Semiconductor Corp.
대리인 / 주소
Schwegman, Lundberg, Woessner &
인용정보
피인용 횟수 :
3인용 특허 :
91
초록▼
A communications system including a shared signal circuit for performing a set of signal processing operations on both receive data and transmit data. The signal processing circuit is also shared by a plurality of communication ports. To further enhance operation of the system, the computing resourc
A communications system including a shared signal circuit for performing a set of signal processing operations on both receive data and transmit data. The signal processing circuit is also shared by a plurality of communication ports. To further enhance operation of the system, the computing resources include a set of independent application specific (ASIC) logic circuits, with at least some of the ASICs selectively performing at least one of a first signal processing operation and a second signal processing operation on data in response to control information embedded in an input data object.
대표청구항▼
What is claimed is: 1. A communications system comprising: a digital data buffer circuit for storing digital data, said digital data including both receive data and transmit data; and a shared signal processing circuit for performing a set of signal processing operations on both said receive data a
What is claimed is: 1. A communications system comprising: a digital data buffer circuit for storing digital data, said digital data including both receive data and transmit data; and a shared signal processing circuit for performing a set of signal processing operations on both said receive data and said transmit data, said set of signal processing operations associated with a digital subscriber loop (DSL) based communications transmission, said shared signal processing circuit having computing resources shared by a receive task and a transmit task; said computing resources including a set of independent application specific (ASIC) logic circuits interconnected by a local bus and using a common clock, said set of independent ASIC logic circuits including at least one multi-tasking ASIC logic circuit, and which multi-tasking ASIC logic circuit, during a single period of said common clock, selectively performs at least one of a first signal processing operation on said receive data or a second signal processing operation on said transmit data; and wherein said multi-tasking ASIC logic circuit performs either a transport convergence transmit related operation or a transport convergence receive related operation on a DMT based symbol associated with said digital data. 2. A communications system comprising: a digital data buffer circuit for storing digital data, said digital data including both receive data and transmit data; and a shared signal processing circuit for performing a set of signal processing operations on both said receive data and said transmit data, said set of signal processing operations associated with a digital subscriber loop (DSL) based communications transmission, said shared signal processing circuit having computing resources shared by a receive task and a transmit task; said computing resources including a set of independent application specific (ASIC) logic circuits interconnected by a local bus and using a common clock, said set of independent ASIC logic circuits including at least one multi-tasking ASIC logic circuit, and which multi-tasking ASIC logic circuit, during a single period of said common clock, selectively performs at least one of a first signal processing operation on said receive data or a second signal processing operation on said transmit data; and wherein said multi-tasking ASIC logic circuit performs either a physical medium transmit related operation or a physical medium receive related operation on a DMT based symbol associated with said digital data. 3. A digital subscriber loop (DSL) communications system for performing data transmissions for a plurality of independent communications ports, the DSL communications system comprising: a digital data buffer circuit for storing discrete multi-tone (DMT) symbols, said DMT symbols including both receive DMT symbols and transmit DMT symbols for each communication port from the plurality of independent communications ports; and a shared signal processing circuit for performing a set of signal processing operations on both said receive DMT symbols and transmit DMT symbols for each communication port from the plurality of independent communications ports, said set of signal processing operations including both transmission convergence operations and physical medium dependent operations supporting an xDSL protocol standard in the data transmissions; and said shared signal processing circuit including a set of application specific (ASIC) logic circuits using a common clock, each ASIC logic circuit being configured to perform a single signal processing operation associated with a receive DMT symbol or a transmit DMT symbol during a single period of said common clock; and said set of ASIC logic circuits further including at least one multi-tasking ASIC logic circuit, which multi-tasking ASIC logic circuit performs at least two signal processing operations, such that during a single period of said common clock said multi-tasking ASIC logic circuit is selectively controlled to perform either a first type of signal processing operation on a receive DMT symbol or a second type of signal processing operation on transmit DMT symbol; wherein said first type of signal processing operation and second type of signal processing operation are performed for each communication port from the plurality of independent communications ports, such that during any single period of said common clock said set of ASIC logic circuits is simultaneously processing a plurality of DMT symbols for the plurality of independent communications ports. 4. A method of operating a communications system comprising the steps of: buffering receive digital data to be processed in a data receive path; buffering transmit digital data already processed in a data transmit path; performing a first set of signal processing operations on both said receive digital data and said transmit digital data using an interconnected set of independent application specific (ASIC) logic circuits coupled to a common bus; clocking said interconnected set of independent application specific (ASIC) logic circuits with a common clock; and using at least a first ASIC logic circuit from said interconnected set of independent application specific (ASIC) logic circuits in a multi-tasking capacity such that during a single period of said common clock, said first ASIC logic circuit selectively performs at least one of a first signal processing operation for said data receive path or a second signal processing operation for said data transmit path; wherein a second set of interconnected independent ASIC logic circuits are used to perform a second set of signal processing operations for said data receive path and said data transmit path, said second set of interconnected independent ASIC logic circuits including a second ASIC used in a multi-tasking capacity such that during a single period of said common clock, both said first ASIC logic circuit and said second ASIC logic circuit selectively perform at least one of a first signal processing operation for said data receive path or a second signal processing operation for said data transmit path; and wherein a software based processor is used to perform a third set of signal processing operations associated with said data receive path and said data transmit path, wherein said software based processor also uses said common clock to perform at least one of a first signal processing operation for said data receive path or a second signal processing operation for said data transmit path. 5. A method of performing data transmissions for a plurality of independent communications ports in a digital subscriber loop (DSL) communications system the method comprising the steps of: (a) storing discrete multi-tone (DMT) symbols, said DMT symbols including both receive DMT symbols and transmit DMT symbols for each communication port from the plurality of independent communications ports; and (b) providing computing resources in the form of a set of application specific (ASIC) logic circuits including: 1) one or more single task application specific (ASIC) logic circuits using a common clock, each single task ASIC logic circuit being configured to perform a single signal processing operation associated with a receive DMT symbol or a transmit DMT symbol during a single period of said common clock; and 2) at least one multi-tasking ASIC logic circuit coupled to said set of ASIC logic circuits, which multi-tasking ASIC logic circuit performs at least two signal processing operations, such that during a single period of said common clock said multi-tasking ASIC logic circuit is selectively controlled to perform either a first type of signal processing operation on a receive DMT symbol or a second type of signal processing operation on transmit DMT symbol; and (c) performing a set of signal processing operations on both said receive DMT symbols and transmit DMT symbols for each communication port from the plurality of independent communications ports using said set of ASIC logic circuits, said set of signal processing operations including both transmission convergence operations and physical medium dependent operations supporting an xDSL protocol standard in the data transmissions; wherein said first type of signal processing operation and second type of signal processing operation are performed for each communication port from the plurality of independent communications ports, such that during any single period of said common clock said set of ASIC logic circuits is simultaneously processing a plurality of DMT symbols for the plurality of independent communications ports. 6. The method of claim 5, further including a step of using a general purpose programmable processor executing software instructions to perform signal processing operations on said receive DMT symbols and transmit DMT symbols. 7. The method of claim 5 wherein said set of ASIC logic circuits includes at least one multi-tasking ASIC logic circuit for performing transmission convergence operations and at least one separate multi-tasking ASIC logic circuit for performing physical medium dependent operations. 8. The method of claim 5 further wherein said performing a set of signal processing operations step comprises handling both asynchronous transfer mode (ATM) based communications and Voice over DSL (VoDSL) communications. 9. A method of operating a multi-port communications system using an xDSL signaling protocol, the method comprising the steps of: (a) providing a processing pipeline for performing physical medium dependent operations and transport convergence operations for a number of communications port based on the xDSL signaling protocol; and (b) using a first portion of said processing pipeline for performing a first set of signal processing operations for each communications port from said number of communications port, said first portion of said processing pipeline including a first set of one or more shared ASIC computing circuits, said first set of one or more shared ASIC computing circuits being used for a transmission operation and a receive operation for said number of communications ports; and (c) using a second portion of said processing pipeline for performing a second set of signal processing operations for each communications port from said number of communications port, said second portion of said processing pipeline including a second set of one or more shared ASIC computing circuits, said second set of one or more shared ASIC computing circuits also being used for a transmission operation and a receive operation for said number of communications ports; and (d) using a third portion of said processing pipeline for performing a third set of signal processing operations for each communications port from said number of communications port, said third portion of said processing pipeline including a general purpose programmable processor used for a transmission operation and a receive operation for said number of communications ports; and wherein said first, second and third portions of said processing pipeline use a common pipeline clock. 10. The method of claim 9, wherein during any common pipeline clock period, said processing pipeline is operating on a plurality of separate discrete multi-tone (DMT) symbols for a plurality of separate communications ports. 11. The method of claim 9, wherein said common pipeline clock is used as an interrupt by said general purpose programmable processor to initiate a transmission and/or a receive operation. 12. The method of claim 9, further including a step of providing a common data structure for exchanging input data and output results between said first, second and third portions of said processing pipeline.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (91)
So, Woon Seob; Yang, Sung Mo; Kim, Jin Tae, ADSL subscriber processing equipment in ATM switch.
John C. Sinibaldi ; Himanshu Parikh ; Veerbhadra S. Kulkarni ; David A. Frye ; Gary L. Turbeville, Adaptive method and apparatus for allocation of DSP resources in a communication system.
Green Douglas E. ; Jones Kenneth D. ; Peralta Rick ; Voellmann Frank O. ; Osler Bruce ; Grummer Grant, Apparatus and method for processing multiple telephone calls.
Daryl Carvis Cromer ; Brandon John Ellison ; Eric Richard Kern ; Howard Jeffrey Locker ; James Peter Ward, Automatic reconfiguration system for change in management servers having protocol destination addresses.
Tang Jun ; So John Ling Wing, Computer operating process allocating tasks between first and second processors at run time based upon current processor load.
Gulick Dale ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having a dedicated multimedia engine including multimedia memory.
Bobak Roman A. ; Compton Scott Brady ; Johnson Jon K. ; Martens Alan F. ; Maurer Max M. ; Meck David Lee ; Richardson William R. ; Wright Michael Allen, Cross-system data piping using an external shared memory.
Sollars Donald L., Datapath control logic for processors having instruction set architectures implemented with hierarchically organized primitive operations.
Chien-Meen Hwang ; Hungming Chang ; Maged F. Barsoum ; Muoi V. Huynh ; Eugen Gershon ; Fred Berkowitz ; Bin Guo, Differential encoding arrangement for a discrete multi-tone transmission system.
Divine James ; Niehaus Jeffrey ; Dokic Miroslav ; Rao Raghunath ; Ritchie Terry ; Scott ; III Baker ; Pacourek John ; Luo Zheng, Dual processor digital audio decoder with shared memory data transfer and task partitioning for decompressing compressed audio data, and systems and methods using the same.
Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Noel, Jr., Francis Edward; Rincon, Ann Marie; Strole, Norman Clark, Field programmable network processor and method for customizing a network processor.
Lyon Thomas ; Newman Peter ; Minshall Greg ; Hinden Robert ; Liaw Fong Ching ; Hoffman Eric ; Huston Lawrence B. ; Roberson William A., Method and apparatus for dynamically shifting between routing and switching packets in a transmission network.
Kao Chiihsin ; Chen Chunta ; Liu Ming-Kang, Method of configuring and dynamically adapting data and energy parameters in a multi-channel communications system.
Pechanek Gerald G. ; Revilla Juan Guillermo ; Barry Edwin F., Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
Pechanek Gerald G. ; Drabenstott Thomas L. ; Revilla Juan Guillermo ; Strube David Carl ; Morris Grayson, Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication.
Barry Edwin F. ; Pechanek Gerald G. ; Drabenstott Thomas L. ; Wolff Edward A. ; Pitsianis Nikos P. ; Morris Grayson, Methods and apparatus for manarray PE-PE switch control.
Pechanek Gerald G. ; Barry Edwin F. ; Revilla Juan Guillermo ; Larsen Larry D., Methods and apparatus for scalable instruction set architecture with dynamic compact instructions.
Mikael Isaksson SE; Magnus Johansson SE; Harry Tonvall SE; Lennart Olsson SE; Tomas Stefansson SE; Hans Ohman SE; Gunnar Bahlenberg SE; Anders Isaksson SE; Goran Okvist SE; Lis-Marie Ljunggr, Multi-carrier transmission systems.
Parruck, Bidyut; Nguyen, Joseph A.; Ramakrishnan, Chulanur, PROCESSOR-BASED ARCHITECTURE FOR FACILITATING INTEGRATED DATA TRANSFER BETWEEN BOTH ATM AND PACKET TRAFFIC WITH A PACKET BUS OR PACKET LINK, INCLUDING BIDIRECTIONAL ATM-TO-PACKET FUNCTIONALLY FOR ATM.
Liu Young Way ; Liu Ming-Kang ; Chen Steve ; Gross John Nicholas, Program for controlling DMT based modem using sub-channel selection to achieve scaleable data rate based on available signal processing resources.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Chiu, Manfred F.; Hill, Gregory C.; Buckley, Clifford James; Holten, Jens Arne; Eich, Steven A.; Grimes, Michael E.; Sudhakar, Yerrapalli R.; Peck, Anthony Peter, SVC signaling system and method.
Antonio, Franklin P.; Dehesh, Houtan; Hamdy, Walid; Lee, Kuo-Chun; Wegrzyn, Jan K., Softer handoff in a base station employing virtual channel elements.
Baker Robert G. (Delray Beach FL) Eduartez Jose A. (Miami Beach FL) Huynh Duy Q. (Boca Raton FL) Swingle Paul R. (Delray Beach FL) Yong Suksoon (Boca Raton FL), System and method for efficiently loading and removing selected functions on digital signal processors without interrupt.
Robinson Jeffrey I. (New Fairfield CT) Rouse Keith (New Milford CT) Krassowski Andrew J. (San Jose CA) Montlick Terry F. (Bethlehem CT), System for dividing processing tasks into signal processor and decision-making microprocessor interfacing therewith.
Guezou Jean Adrien,FRX ; Ollivier Marcel,FRX ; Paris Bernard,FRX, System for interchanging data between data processor units having processors interconnected by a common bus.
Czerwiec Richard M. ; Sutherland Joseph E. ; Schepers Peter M. L.,BEX ; Van Wonterghem Geert A. E.,BEX ; Simmering Marlin V. ; Boeykens Eduard C. M.,BEX ; Van Der Auwera Chris,BEX ; Van Rompu Peter A, Telecommunications system for providing both narrowband and broadband services to subscribers.
Hoff James ; Brown Randall L. ; Perry Thomas J. ; Mualim Satrio P. ; Plyler Kevin B. ; Spenik John W. ; Southway James B. ; Sciabica Frank ; Baer Scott J., Wide area network system providing secure transmission.
Liu Young Way ; Liu Ming-Kang ; Chen Steve, xDSL DMT modem using sub-channel selection to achieve scaleable data rate based on available signal processing resources.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.