$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/44
출원번호 US-0058150 (2001-10-29)
발명자 / 주소
  • Odom,Brian Keith
  • Peck,Joseph E.
  • Andrade,Hugo A.
  • Butler,Cary Paul
  • Truchard,James J.
  • Petersen,Newton G.
  • Novacek,Matthew
출원인 / 주소
  • National Instruments Corporation
대리인 / 주소
    Meyertons Hood Kivlin Kowert &
인용정보 피인용 횟수 : 47  인용 특허 : 24

초록

A system and method for configuring a device to perform a function, where the device includes a programmable hardware element and one or more fixed hardware resources. A program is stored which represents the function. A hardware configuration program is generated based on the program, specifying a

대표청구항

We claim: 1. A reconfigurable measurement system, comprising: a computer system comprising a processor and a memory; wherein the memory stores a measurement program, wherein the measurement program specifies a measurement function; wherein the memory also stores a program which is executable to gen

이 특허에 인용된 특허 (24)

  1. Tredennick Harry L. (Los Gatos CA) Van den Bout David E. (Apex NC), Baseboard and daughtercard apparatus for reconfigurable computing systems.
  2. Terasima Junichi (Tokyo JPX) Asai Toshinori (Tokyo JPX) Kawahori Masaki (Chiba JPX), Data reading and image processing system for CD-ROM.
  3. Cypher Allen (Palo Alto CA) Smith David C. (Saratoga CA) Spohrer James C. (Santa Clara CA), Extensible simulation system and graphical programming method.
  4. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  5. Kean Thomas A.,GB6 ITX EH88JQ ; Wilkie William A.,GB6 ITX EH106AP, FPGA with parallel and serial user interfaces.
  6. Kodosky Jeffrey L. (Austin TX) Truchard James J. (Austin TX) MacCrisken John E. (Palo Alto CA), Graphical system for modelling a process and associated method.
  7. Kodosky Jeffrey L. ; Truchard James J. ; MacCrisken John E., Graphical system for modelling a process and associated method.
  8. Littleton James G. (Houston TX), Graphics program adaptor.
  9. Taylor Brad (Oakland CA), Implementation of a selected instruction set CPU in programmable hardware.
  10. Miller Keith (3490 Poppy St. Long Beach CA 90805), Light weight, self-contained programmable data-acquisition system.
  11. Dangelo Carlos (Los Gatos CA) Watkins Daniel (Los Altos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  12. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  13. Sismilich Robert C. (Rockaway NJ), Method for using interactive computer graphics to control electronic instruments.
  14. Taylor Brad (Oakland CA), Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication.
  15. Ryan Arthur ; Andrade Hugo, Reconfigurable test system.
  16. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  17. Mitchell Bob ; Andrade Hugo ; Pathak Jogen ; DeKey Samson ; Shah Abhay ; Brower Todd, System and method for controlling an instrumentation system.
  18. Sojoodi Omid ; Rust Scott A., System and method for performing interface independent virtual instrumentation functions in a graphical data flow progr.
  19. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
  20. Thomsen Carsten ; Kodosky Jeffrey L., System and method for providing audio probe and debugging features in a graphical data flow program.
  21. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  22. Panchul Yuri V. ; Soderman Donald A. ; Coleman Denis R., System for converting hardware designs in high-level programming language to hardware implementations.
  23. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
  24. Bhaskar Kasi S. (Seattle WA) Peckol James K. (Edmonds WA), Virtual machine programming system.

이 특허를 인용한 특허 (47)

  1. Garrison, John M.; Hayes, Jr., Kent F.; Jeffrey, Brian D.; Tan, Yih-Shin, Allocating resources in a distributed computing environment.
  2. Biglari, Haik; Biglari, Andrey John; Biglari, Dorek Alan; Grigorian, Eric Robert, Apparatus for developing embedded software and a process for making the same.
  3. Callaghan, David M.; Batke, Brian A., Application and service management for industrial control devices.
  4. Oktem, Levent; McElvain, Kenneth S., Automated synthesis of multi-channel circuits.
  5. White, Jr., David C.; Mortensen, Magnus; Johnston, Jay K., Automatic classification and parallel processing of untested code in a protected runtime environment.
  6. Peck, Joseph E.; Novacek, Matthew E., Automatic generation of application domain specific graphical programs.
  7. Callaghan, David M., Automation device data interface.
  8. Kelbon, Richard G.; Mitzner, Kraig D., Circuit board diagnostic operating center.
  9. Kotzer, Igal; Riess, Eilon, Configurable communications module.
  10. Nelson, Craig A.; Fricke, Stephen J., Configurable input/output controller system.
  11. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D., Customizing code modules of software and programmable hardware for a test instrument.
  12. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D., Customizing operation of a test instrument based on information from a system under test.
  13. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J.; Nagarajan, Sarvesh V., Customizing synchronization of custom code among multiple programmable hardware elements within a system.
  14. Moniz, Michael J.; Sheikh, Ali I.; Sutandie, Diana P.; Vijayakumar, Srivatsan; Zhang, Ying Di, Debugging optimized code using FAT binary.
  15. Hammarlund, Per H.; Jourdan, Stephan J.; Michaud, Pierre; Farcy, Alexandre J.; Marden, Morris; Hinton, Robert L.; Carmean, Douglas M., Decoupling the number of logical threads from the number of simultaneous physical threads in a processor.
  16. Akeel, Umair; Gordon, Justin Harding, Dependent object framework for junit testing and software application component.
  17. Patel, Kunal H.; Klipec, David E., Deterministic reconfiguration of measurement modules using double buffered DMA.
  18. Brown, Ryan H.; Graf, Christopher F., Dynamic synchronization in a target system having multiple programmable hardware elements.
  19. Callaghan,David Michael, Embedded database systems and methods in an industrial controller environment.
  20. Bostanci, Hakki Tunc; Ide, Nathan Jeffrey; Wollnik, Matthias Hermann; McDowell, John Richard; Dhillon, Karan Singh; Goldsmid, Aaron Payne, Hardware constrained software execution.
  21. McKelvey, Jeffrey A.; D'Amico, Mike, Industrial controller automation interface.
  22. McKelvey, Jeffrey A.; D'Amico, Mike, Industrial controller automation interface.
  23. McKelvey, Jeffrey A.; D'Amico, Mike, Industrial controller automation interface.
  24. McKelvey, Jeffrey A.; D'Amico, Mike, Industrial controller automation interface.
  25. Swamy, Ramnath Bommu Sabbiah; Harrison, Robert John, Integrated circuit design.
  26. Koh, David; Belge, Murat, Interactive partitioning and mapping of an application across multiple heterogeneous computational devices from a co-simulation design environment.
  27. Oktem, Levent; McElvain, Kenneth S., Method and apparatus for automated synthesis of multi-channel circuits.
  28. Oktem, Levent; McElvain, Kenneth S., Method and apparatus for automated synthesis of multi-channel circuits.
  29. Tohdo,Tetsuya; Iwai,Akihito, Method, apparatus and program for testing control program.
  30. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J., Modifying a target system configuration to utilize a different synchronization module for performing synchronization among multiple programmable hardware elements.
  31. Kassas, Zaher; Lewis, James M., Multi-channel algorithm infrastructure for programmable hardware elements.
  32. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A., Network based configuration of a system using software programs generated based on a user specification.
  33. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A., Network-based system for automatically generating a graphical program based on user supplied measurement task requirements.
  34. Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.; Petersen, Newton G.; Ranganathan, Ganesh; Sierer, Brian; Pasquarette, John, Network-based system for configuring a programmable hardware element in a measurement system using hardware configuration programs generated based on a user specification.
  35. Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.; Petersen, Newton G.; Ranganathan, Ganesh; Sierer, Brian; Pasquarette, John, Network-based system for configuring a programmable hardware element in a modeling system using hardware configuration programs determined based on a user specification.
  36. Gathoo, Yogesh, Nondestructive patching mechanism.
  37. Hudson, III, Duncan G.; Gosalia, Rishi H., Providing target specific information for textual code at edit time.
  38. Ramos,Jeremy; Troxel,Ian A.; Noah,Jason C., Reconfigurable computing architecture for space applications.
  39. Callaghan, David M., Reliable messaging instruction.
  40. Callaghan, David M., Reliable messaging instruction.
  41. Blevins, Terrence; Nixon, Mark; Lucas, Michael; Webb, Arthur; Beoughter, Ken, Smart process objects used in a process plant modeling system.
  42. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J., Synchronization modules for performing synchronization of programmable hardware elements.
  43. Graf, Christopher F.; Brown, Ryan H.; Baker, Daniel J.; DeVoe, Matthew J.; Nagarajan, Sarvesh V., Synchronization modules for programmable hardware and use.
  44. Jin, Guosheng; Zhang, Xiaohong; Lie, Joni Polill; Quintero, Alberto; Schaecher, William Joseph, Synchronization of receiver units over a control area network bus.
  45. Suskic, Sead, Synchronized reconfiguration of measurement modules.
  46. Crain, II, Charles E.; Dewhirst, Adam H.; Ortman, Robert L., Synchronizing a loop performed by a measurement device with a measurement and control loop performed by a processor of a host computer.
  47. Holmes,Michael A.; Williams,Gerald S., System and method for automatically generating a hierarchical register consolidation structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트