Methods for assembly and packaging of flip chip configured dice with interposer
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/50
H01L-021/02
출원번호
US-0829603
(2004-04-22)
우선권정보
SG-200201231-8(2002-03-04)
발명자
/ 주소
Lee,Teck Kheng
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
TraskBritt
인용정보
피인용 횟수 :
11인용 특허 :
159
초록▼
A method for assembly and packaging of one or more flip chip-configured semiconductor dice with an interposer substrate to form a flip chip-type semiconductor device assembly. The flip chip-type semiconductor device assembly includes a conductively bumped semiconductor die and an interposer substrat
A method for assembly and packaging of one or more flip chip-configured semiconductor dice with an interposer substrate to form a flip chip-type semiconductor device assembly. The flip chip-type semiconductor device assembly includes a conductively bumped semiconductor die and an interposer substrate having a plurality of recesses formed therein. The semiconductor die is mounted to the interposer substrate with the conductive bumps disposed in the plurality of recesses so that the die face is adjacent the facing surface of the interposer substrate. One or more openings may be provided in an opposing surface of the interposer substrate which extend to the plurality of recesses and the conductive bumps disposed therein. Dielectric filler material may then be introduced through the one or more openings to the recesses and, optionally, between the semiconductor die and interposer substrate.
대표청구항▼
The invention claimed is: 1. A method of assembling a flip chip-type semiconductor device assembly, the method comprising: providing a wafer having an active surface and a back surface and including a plurality of unsingulated semiconductor dice, at least some semiconductor dice of the plurality ha
The invention claimed is: 1. A method of assembling a flip chip-type semiconductor device assembly, the method comprising: providing a wafer having an active surface and a back surface and including a plurality of unsingulated semiconductor dice, at least some semiconductor dice of the plurality having conductive bumps protruding transversely from the active surface; providing a wafer scale interposer substrate having a first surface and a second surface, the wafer scale interposer substrate including a plurality of unsingulated interposer substrates, each having a plurality of conductive elements thereon adjacent the second surface, each unsingulated interposer substrate dimensioned and located to correspond with one of the plurality of semiconductor dice of the wafer, each of the plurality of interposer substrates having a plurality of recesses extending thereinto from the first surface to expose at least a portion of one of the plurality of conductive elements; and placing the wafer with the active surface thereof facing the first surface of the wafer scale interposer substrate and the plurality of unsingulated semiconductor dice in alignment with the plurality of unsingulated interposer substrates and disposing each of the conductive bumps protruding transversely from the active surface into a recess of the plurality of recesses of the plurality of interposer substrates so that the conductive bumps are substantially received within the plurality of recesses in the plurality of interposer substrates. 2. The method of claim 1, further comprising attaching the active surface of the wafer directly to the first surface of the wafer scale interposer substrate by at least one adhesive element disposed on the first surface at a location of each of the plurality of interposer substrates. 3. The method of claim 1, wherein disposing comprises abutting the active surface of the wafer with the first surface of the wafer scale interposer substrate. 4. The method of claim 1, further comprising aligning each of the conductive bumps on the at least some semiconductor dice with the plurality of recesses so that each of the conductive bumps is positioned directly over one of the plurality of recesses. 5. The method of claim 1, wherein providing the wafer scale interposer substrate comprises forming the plurality of recesses to be sized and configured to substantially receive the conductive bumps therein. 6. The method of claim 1, wherein providing the wafer scale interposer substrate comprises forming the plurality of recesses collectively in each of the semiconductor dice in at least one of a centrally aligned row configuration, a peripheral configuration, and an I-shaped configuration. 7. The method of claim 1, wherein disposing comprises positioning the conductive bumps of the plurality of semiconductor dice in the recesses of the plurality of an interposer substrate so that a surface of each of the conductive bumps directly contacts a respective conductive element of the plurality of conductive elements. 8. The method of claim 1, further comprising bonding the conductive bumps to the plurality of conductive elements, respectively. 9. The method of claim 8, wherein bonding comprises bonding by at least one of reflowing, curing, ultrasonic bonding and thermal compression bonding. 10. The method of claim 1, further comprising disposing a nonsolid conductive material on the conductive bumps prior to disposing the conductive bumps in the plurality of recesses. 11. The method of claim 10, further comprising bonding each of the conductive bumps having the nonsolid conductive material thereon to each of the plurality of conductive elements using the nonsolid material. 12. The method of claim 1, further comprising disposing a nonsolid conductive material in each of the plurality of recesses. 13. The method of claim 12, wherein disposing the nonsolid conductive material comprises: providing a stencil having a pattern of apertures therethrough corresponding to a pattern of the plurality of recesses of the plurality of unsingulated interposer substrates of the wafer scale interposer substrate; positioning the stencil over the wafer scale interposer substrate so that the pattern of apertures corresponds with the pattern of the plurality of recesses; and spreading the nonsolid conductive material over the stencil and into the plurality of recesses with a spreading member. 14. The method of claim 12, further comprising inserting each of the conductive bumps in a recess of the plurality of recesses in contact with the nonsolid conductive material therein. 15. The method of claim 14, further comprising bonding each of the conductive bumps inserted in the plurality of recesses to the plurality of conductive elements using the nonsolid conductive material. 16. The method of claim 1, wherein providing the wafer scale interposer substrate comprises providing the wafer scale interposer substrate with at least one opening in the first surface thereof at a location of each interposer substrate and placing and configuring the at least one opening to communicate with at least one recess of the plurality of recesses. 17. The method of claim 16, further comprising introducing dielectric filler material through the at least one opening into a space adjacent the conductive bumps in the at least one recess. 18. The method of claim 1, further comprising introducing dielectric filler material into a space adjacent at least some of the conductive bumps disposed in the plurality of recesses. 19. The method of claim 18, further comprising dicing the wafer and the wafer scale interposer substrate into singulated semiconductor device assemblies, each of the singulated semiconductor device assemblies comprising at least one semiconductor die of the plurality of semiconductor dice secured to at least one interposer substrate of the plurality of interposer substrates. 20. The method of claim 19, further comprising at least partially encapsulating the singulated semiconductor device assemblies by dispensing encapsulation material about a periphery of the at least one semiconductor die of each of the singulated semiconductor device assemblies. 21. The method of claim 1, wherein providing the wafer comprises providing a layer of encapsulation material on the back surface thereof. 22. The method of claim 21, wherein providing the layer of the encapsulation material is effected by at least one of spin-coating and glob-top covering. 23. The method of claim 1, further comprising dicing the wafer disposed to the wafer scale interposer substrate into singulated semiconductor device assemblies, each of the singulated semiconductor assemblies comprising at least one semiconductor die of the plurality of semiconductor dice secured to at least one interposer substrate of the plurality of interposer substrates. 24. The method of claim 23, further comprising at least partially encapsulating the singulated semiconductor assemblies by dispensing encapsulation material about a periphery of the at least one semiconductor die of each of the singulated semiconductor device assemblies. 25. The method of claim 24, wherein the at least partially encapsulating the singulated semiconductor device assemblies comprises leaving the back surface of the at least one semiconductor die exposed.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (159)
Brand J. Michael, Apparatus for filling a gap between spaced layers of a semiconductor.
Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
Satoshi Imasu JP; Ikuo Yoshida JP; Norio Kishikawa JP; Yoshiyuki Kado JP; Kazuyuki Taguchi JP; Takahiro Naito JP; Toshihiko Sato JP, Electronic device and a method of manufacturing the same.
Brodsky William Louis ; Kehley Glenn Lee ; Myrto Glenn Edward ; Sherman John Henry, Flexible circuitized interposer with apertured member and method for making same.
Olson William L. (Lindenhurst IL) Currier David W. (Algonquin IL) Klosowiak Tomasz L. (Glenview IL) Fulcher Mark (Hanover Park IL), Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape.
Mukerji Prosanto K. ; Thomas Ronald E. ; Hawkins George W. ; Srinivasan Rajesh ; Bosch Colin B. ; Knapp James H. ; Norton Laura J. ; Seddon Michael J., Flexible substrate for packaging a semiconductor component.
Lance ; Jr. James George (Lake Worth FL) Doot Robert Kenneth (Boynton Beach FL) Wahlfrid Karl Marcus (Delray Beach FL), Flip underfill injection technique.
Panchou Karen A. ; Newton Charles M. ; Rosier Charles D., Integrated circuit package for flip chip with alignment preform feature and method of forming same.
Frankowsky, Gerd; Hedler, Harry; Irsigler, Roland; Meyer, Thorsten; Vasquez, Barbara, Method for producing an electronic component having a plurality of chips that are stacked one above the other and contact-connected to one another.
Bentlage Mark Rudolf ; Fallon Kenneth Michael ; White Lawrence Harold, Method of making electronic module with multiple solder dams in soldermask window.
Chong Ku Ho ; Crockett ; Jr. Charles Hayden ; Dunn ; deceased Stephen Alan ; Hoebener Karl Grant ; McMaster Michael George, Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias.
Lee, Teck Kheng, Method of manufacturing microelectronic devices, including methods of underfilling microelectronic components through an underfill aperture.
Dromgoole Douglas John ; Feygenson Anatoly ; Frye Robert Charles ; Lotfi Ashraf Wagih ; Tai King Lien, Multi-chip modules with isolated coupling between modules.
Schueller Randolph Dennis ; Geissinger John David ; Plepys Anthony Raymond ; Evans Howard Edwin, Multi-layer interconnect sutructure for ball grid arrays.
Booth Richard B. (Wappingers Falls NY) Gephard Robert H. (Poughkeepsie NY) Gremban Bradley S. (Lake Katrine NY) Poetzinger Janet E. (Rochester MN) Shen David T. (Poughkeepsie NY), Parallel process interposer (PPI).
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Nakamura Atsushi,JPX ; Nishi Kunihiko,JPX, Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electro.
Tarun Verma ; Larry Anderson ; Jon Long ; Bruce Pedersen, Semiconductor package with universal substrate for electrically interfacing with different sized chips that have different logic functions.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.