$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

AC powered logic circuitry

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/20
  • H03K-019/094
출원번호 US-0328461 (2002-12-23)
발명자 / 주소
  • Baude,Paul F.
  • Haase,Michael A.
출원인 / 주소
  • 3M Innovative Properties Company
인용정보 피인용 횟수 : 10  인용 특허 : 20

초록

The use of an alternating current (ac) source to power logic circuitry can support satisfactory device performance for a variety of applications, while enhancing long-term stability of the circuitry. For example, when organic thin film transistor (OTFT)-based logic circuitry is powered by an ac pow

대표청구항

The invention claimed is: 1. An electronic circuit comprising: a load transistor and a drive transistor arranged to form a logic gate; and an alternating current (ac) source to directly power the logic gate with an ac power waveform carrying an electrical voltage that alternates between a positive

이 특허에 인용된 특허 (20)

  1. Tang Ching W. (Rochester NY) Van Slyke Steven A. (Rochester NY), AC drive scheme for organic led.
  2. Yamazaki Shunpei,JPX ; Mase Akira,JPX ; Hiroki Masaaki,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Uochi Hideki,JPX, Active matrix display device.
  3. Suzuki Seigo (Tokyo JPX), Adiabatic MOS logic and power supplying method and apparatus.
  4. Ullrich Manfred F. (Denzlingen DEX) Uhlenhoff Arnold (Emmendingen DEX), CMOS inverter chain.
  5. Giuseppe Mario Diprizio ; Timothy James Collins ; Patrick L. Rakers ; Victor Vega, Capacitively powered radio frequency identification device.
  6. Hsi-Hsien Hung TW; Hsin Chou Lee TW, Circuit for simulating zero cut-in voltage diode and rectifier having zero cut-in voltage characteristic.
  7. Ooms William J. (Chandler AZ) Hallmark Jerald A. (Gilbert AZ), Complementary logic recovered energy circuit.
  8. Kaiser Ulrich,DEX ; Steinhagen Wolfgang,DEX, Damping modulation circuit for a full-duplex transponder.
  9. Hirasawa Masataka (Kanagawa JPX), Electronic apparatus using complementary MOS transistor dynamic clocked logic circuits.
  10. Ho-Yuan Yu, Full wave rectifier circuit using normally off JFETs.
  11. Kaiser Ulrich,DEX ; Parzhuber Harald,DEX, Full-wave rectifier and method of operation for a recognition system.
  12. De Leeuw Dagobert M.,NLX ; Hart Cornelis M.,NLX ; Matters Marco,NLX, Identification transponder.
  13. Brooks David R. (Perth AUX), Integratable synchronous rectifier.
  14. Gabara Thaddeus J. (Murray Hill NJ), Low-power-dissipation CMOS circuits.
  15. Timothy James Collins ; Patrick L. Rakers ; Richard Stanley Rachwalski ; James G. Quaderer, Method and apparatus for selectively activating radio frequency identification tags that are in close proximity.
  16. Mattos Derwin W. (Sunnyvale CA) Shiffer ; II James D. (Fremont CA) Wong Jeffrey F. (Fremont CA), Noise isolated I/O buffer.
  17. Michael L. Beigel ; Yang Yang, Rectifying charge storage element.
  18. Redfield James W. (Pottstown PA), Self booting logical AND circuit.
  19. Xia Gang, Self-driven synchronous rectification circuit for low output voltage DC-DC converters.
  20. Tommie W. Kelley ; Dawn V. Muyres ; Mark J. Pellerite ; Timothy D. Dunbar ; Larry D. Boardman ; Terrance P. Smith, Surface modifying layers for organic thin film transistors.

이 특허를 인용한 특허 (10)

  1. Brazis, Paul W.; Gamota, Daniel R.; Tsui, Kin P.; Szczech, John B.; Zhang, Jie, Inverter circuit having a feedback switch and methods corresponding thereto.
  2. Baude,Paul F.; Haase,Michael A.; Theiss,Steven D., Logic circuitry powered by partially rectified AC waveform.
  3. Yamazaki, Shunpei; Komori, Miho; Satou, Yurika; Hosoki, Kazue; Ogita, Kaori, Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device.
  4. Yamazaki, Shunpei; Komori, Miho; Satou, Yurika; Hosoki, Kazue; Ogita, Kaori, Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device.
  5. Maehara, Minoru, OLED driver, lighting apparatus equipped with the driver and an adjustment method of the apparatus.
  6. Yamazaki, Shunpei; Koyama, Jun; Akiba, Mai, Semiconductor device and manufacturing method thereof.
  7. Yamazaki, Shunpei; Koyama, Jun; Akiba, Mai, Semiconductor device and manufacturing method thereof.
  8. Yamazaki, Shunpei; Akiba, Mai, Semiconductor device comprising circuit between first and second conducting wires.
  9. Arai, Yasuyuki; Ishikawa, Akira; Takayama, Toru; Maruyama, Junya; Goto, Yuugo; Ohno, Yumiko; Tachimura, Yuko, Thin film integrated circuit device, IC label, container comprising the thin film integrated circuit, manufacturing method of the thin film integrated circuit device, manufacturing method of the container, and management method of product having the container.
  10. Arai, Yasuyuki; Ishikawa, Akira; Takayama, Toru; Maruyama, Junya; Goto, Yuugo; Ohno, Yumiko; Tachimura, Yuko, Thin film integrated circuit device, IC label, container comprising the thin film integrated circuit, manufacturing method of the thin film integrated circuit device, manufacturing method of the container, and management method of product having the container.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트