A method for fabricating field emitters from a conductive or semiconductive substrate. A layer of low work function material may be formed on the substrate. Emission tips that include such a low work function material may have improved performance. An etch mask appropriate for forming emission tips
A method for fabricating field emitters from a conductive or semiconductive substrate. A layer of low work function material may be formed on the substrate. Emission tips that include such a low work function material may have improved performance. An etch mask appropriate for forming emission tips is patterned at desired locations over the substrate and any low work function material thereover. An anisotropic etch of at least the substrate is conducted to form vertical columns therefrom. A sacrificial layer may then be formed over the vertical columns. A facet etch of each vertical column forms an emission tip of the desired shape. If a sacrificial layer was formed over the vertical columns prior to formation of emission tips therefrom, the remaining material of the sacrificial layer may be utilized to facilitate the removal of any redeposition materials formed during the facet etch.
대표청구항▼
What is claimed is: 1. A field emission array, comprising: a substrate; at least one substantially pointed tip protruding from the substrate, the at least one substantially pointed tip comprising at least one of a semiconductive material and a conductive material, the at least one substantially poi
What is claimed is: 1. A field emission array, comprising: a substrate; at least one substantially pointed tip protruding from the substrate, the at least one substantially pointed tip comprising at least one of a semiconductive material and a conductive material, the at least one substantially pointed tip including a periphery, at least a first portion of the periphery being oriented substantially perpendicularly relative to the substrate and at least a second portion at an end of the at least one substantially pointed tip of the periphery being oriented at an angle relative to the substrate to form an apex; and at least one surrounding element comprising redeposition material adjacent to at least the first portion of the periphery and including a surface that tapers toward an exposed end of the at least one substantially pointed tip and that surrounds at least the first portion of the at least one substantially pointed tip. 2. The field emission array of claim 1, wherein the first portion of the periphery is adjacent the substrate. 3. The field emission array of claim 1, wherein a height of the first portion of the periphery relative to the substrate exceeds a width of the at least one substantially pointed tip. 4. The field emission array of claim 1, wherein an end of the at least one substantially pointed tip comprises a low work function material. 5. The field emission array of claim 4, wherein the low work function material is selected from the group comprising aluminum titanium silicide, titanium silicide nitride, titanium nitride, tri-chromium mono-silicon, and tantalum nitride. 6. The field emission array of claim 1, wherein an apex of the at least one substantially pointed tip has a lateral width of less than about 100 nm. 7. The field emission array of claim 1, wherein an apex of the at least one substantially pointed tip has a lateral width of less than about 50 nm. 8. A field emission display, comprising: an anode display screen; a cathode spaced apart from the anode display screen, the cathode including: a substrate; at least one substantially pointed tip protruding from the substrate, the at least one substantially pointed tip comprising at least one of a semiconductive material and a conductive material, the at least one substantially pointed tip including a periphery, at least a first portion of the periphery being oriented substantially perpendicularly relative to the substrate and at least a second portion of the periphery being oriented at an angle relative to the substrate; at least one surrounding element that tapers toward an exposed end of the at least one substantially pointed tip, that surrounds at least a portion of the at least one substantially pointed tip, and that comprises redeposition material adjacent to at least the first portion of the periphery; and a gate through which the at least one substantially pointed tip is exposed; a substantial vacuum between the anode display screen and the cathode; and a voltage source associated with the anode display screen, the gate, and the cathode to provide a potential difference between the cathode and the gate and between the cathode and the anode display screen. 9. The field emission display of claim 8, wherein at least the first portion of the periphery is adjacent the substrate. 10. The field emission display of claim 8, wherein a height of at least the first portion of the periphery relative to the substrate exceeds a width of the at least one substantially pointed tip. 11. The field emission display of claim 8, wherein a top portion of the at least one substantially pointed tip comprises a low work function material. 12. The field emission display of claim 11, wherein the low work function material is selected from the group comprising aluminum titanium silicide, titanium silicide nitride, titanium nitride, tri-chromium mono-silicon, and tantalum nitride. 13. The field emission display of claim 8, wherein an apex of the at least one substantially pointed tip has a diameter of less than about 100 nm. 14. The field emission display of claim 8, wherein an apex of the at least one substantially pointed tip has a diameter of less than about 50 nm.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (22)
Yeh Kuantai ; Chatila Ahmad ; Sharifzadeh Shahin, Alignment process compatible with chemical mechanical polishing.
Jin Sungho (Millington NJ) Kochanski Gregory Peter (Dunellen NJ) Zhu Wei (North Plainfield NJ), Field emission devices employing improved emitters on metal foil and methods for making such devices.
Cathey David A. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Doan Trung T. (Boise ID), Field emission structures produced on macro-grain polysilicon substrates.
Cathey David A. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Doan Trung T. (Boise ID), Field emission structures produced on macro-grain polysilicon substrates.
Doan Trung T. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID), Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technol.
Doan Trung T. (Boise ID) Rolfson J. Brett (Boise ID) Lowrey Tyler A. (Boise ID) Cathey David A. (Boise ID), Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technol.
Haller, Gordon A.; Tang, Sanh D., Methods of fabricating an access transistor for an integrated circuit device, methods of fabricating periphery transistors and access transistors, and methods of fabricating an access device comprising access transistors in an access circuitry region and peripheral transistors in a peripheral circuitry region spaced from the access circuitry region.
Haller, Gordon A.; Tang, Sanh D., Methods of fabricating an access transistor having a polysilicon-comprising plug on individual of opposing sides of gate material.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.