$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for manufacturing semiconductor device having metal silicide 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/4763
  • H01L-021/02
출원번호 US-0938500 (2004-09-13)
우선권정보 JP-4-297650(1992-10-09); JP-5-172711(1993-06-18); JP-5-200253(1993-07-20)
발명자 / 주소
  • Takemura,Yasuhiko
  • Zhang,Hongyong
  • Teramoto,Satoshi
출원인 / 주소
  • Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
    Nixon Peabody LLP
인용정보 피인용 횟수 : 12  인용 특허 : 61

초록

A thin film transistor device reduced substantially in resistance between the source and the drain by incorporating a silicide film, which is fabricated by a process comprising forming a gate insulator film and a gate contact on a silicon substrate, anodically oxidizing the gate contact, covering an

대표청구항

What is claimed is: 1. A method for manufacturing a semiconductor device comprising the steps of: forming a semiconductor film over a substrate; crystallizing the semiconductor film by irradiating a laser light; forming a silicon oxide film in contact with the crystalline semiconductor film by usin

이 특허에 인용된 특허 (61)

  1. Okumura Fujio (Tokyo JPX), Active matrix substrate for liquid-crystal display and method of fabricating the active matrix substrate.
  2. Medwin Lawrence B. (Edmonds WA), CMOS Device with silicided sources and drains and method.
  3. Shimada Takayuki (Ikoma-gun JPX) Yamashita Toshihiro (Yao JPX) Matsushima Yasuhiro (Kashihara JPX) Yoshimura Yoji (Nara JPX) Takafuji Yutaka (Nara JPX), CMOS thin-film transistor having split gate structure.
  4. Levinstein, Hyman J.; Murarka, Shyam P.; Sinha, Ashok K., Cobalt silicide metallization for semiconductor integrated circuits.
  5. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX, Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistors.
  6. Kobayashi Kenichi (Kanagawa JPX), Fabrication method of thin-film transistor.
  7. Yamazaki Shunpei (Tokyo JPX), Gate insulated field effect transistors and method of manufacturing the same.
  8. Blake Terence G. W. (Dallas TX) Lu Hsindao (Dallas TX), High performance silicon-on-insulator transistor with body node to source node connection.
  9. Parrillo Louis C. (Austin TX), Hot electron collector for a LDD transistor.
  10. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
  11. Yamazaki Shunpei (Tokyo JPX), Insulated gate field effect transistor and its manufacturing method.
  12. Mikoshiba Nobuo (30-18 ; Yagiyama-Honcho 2-chome Taihaku-ku ; Sendai-shi ; Miyagi-ken JPX) Tsubouchi Kazuo (30-38 ; Hitokita 2-chome Taihaku-ku ; Sendai-shi ; Miyagi-ken JPX) Masu Kazuya (3-1-106 ; M, Integrated circuit.
  13. Tigelaar Howard L. (Allen TX) Haken Roger A. (Dallas TX) Holloway Thomas C. (Dallas TX) Groover ; III Robert (Dallas TX), Integrated circuit process with TiN-gate transistor.
  14. Misawa Toshiyuki (Nagano-ken JPX) Oshima Hiroyuki (Nagano-ken JPX), Liquid crystal device with thick passivation layer over driver region.
  15. Taniguchi Hideaki (Mobara JPX) Shirahashi Kazuo (Mobara JPX) Matsukawa Yuka (Mobara JPX) Matsumaru Haruo (Tokyo JPX) Sasano Akira (Tokyo JPX), Liquid crystal display device with TFT\s each including a Ta gate electrode and an anodized Al oxide film.
  16. Liu Gang (State College PA) Kakkad Ramesh H. (State College PA) Fonash Stephen J. (State College PA), Low temperature crystallization and pattering of amorphous silicon films.
  17. Fonash Stephen J. (State College PA) Liu Gang (Sunnyvale CA), Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates.
  18. Inoue Yasuo (Hyogo JPX) Morimoto Hiroaki (Hyogo JPX), Manufacturing method of a junction gate field effect transistor.
  19. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Mase Akira (Aichi JPX) Uochi Hideki (Kanagawa JPX), Method for forming a multilayer integrated circuit.
  20. Muto Hiroshi (Kariya JPX) Yamaoka Masami (Anjo JPX), Method for making a polycrystalline diode having high breakdown.
  21. Takafuji Yutaka (Nara JPX) Kishi Kohhei (Nara JPX) Yano Kohzo (Yamatokoriyama JPX), Method for making a thin film transistor.
  22. Shibata Tadashi (Yokohama JPX), Method for manufacturing a semiconductor device utilizing self-aligned silicide regions.
  23. Wang Martin S. (Fremont CA) Chiu Kuang-Yi (Los Altos Hills CA), Method of fabricating a semiconductor device by capping a conductive layer with a nitride layer.
  24. Codama Mitsufumi (Kanagawa JPX) Kondo Noriaki (Kanagawa JPX), Method of fabricating a thin film transistor.
  25. Chang Kun-Zen (Hsinchu TWX), Method of fabricating an improved polycrystalline silicon thin film transistor.
  26. Wu Neng-Wei (Hsinchu TWX), Method of fabricating an offset dual gate thin film field effect transistor.
  27. Bae Byungseong (Seoul KRX) Sohn Jeongha (Seoul KRX) Jang Insik (Kyunggi KRX) Kim Sangsoo (Seoul KRX) Kim Namdeog (Seoul KRX) Kim Hyungtaek (Seoul KRX), Method of fabrication metal-electrode in semiconductor device.
  28. Czubatyj Wolodymyr (Warren MI) Ovshinsky Stanford R. (Bloomfield Hills MI) Wicker Guy C. (Southfield MI) Beglau David (Dearborn MI) Himmler Ronald (Sterling Heights MI) Jablonski David (Drayton Plain, Method of forming a layer of doped crystalline semiconductor alloy material.
  29. Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX) Adachi Hiroki (Kanagawa JPX) Koyama Itaru (Kanagawa JPX) Yamazaki Shunpei (Tokyo JPX), Method of forming electric circuit using anodic oxidation.
  30. Abernathey John R. (Essex VT) Cronin John E. (Milton VT) Lasky Jerome B. (Essex Junction VT), Method of forming metal-strapped polysilicon gate electrode for FET device.
  31. Havemann Robert H. (Garland TX), Method of making MOS VLSI semiconductor device with metal gate.
  32. Sasaki Nobuo (Kawasaki JPX), Method of making aluminum gate self-aligned FET by selective beam annealing through reflective and antireflective coatin.
  33. Manocha Ajit S. (Allentown PA) Rana Virendra V. S. (South Whitehall Township ; Lehigh County PA), Method of making integrated circuit interconnection.
  34. Janning John L. (Dayton OH), Method of making laser recrystallized silicon-on-insulator nonvolatile memory device.
  35. Whetten Nathan R. (Ballston Lake NY), Method of making multi-layer address lines for amorphous silicon liquid crystal display devices.
  36. Chen Min-Liang (Hsin PA TWX) Roy Pradip K. (Allentown PA), Method of making thin film transistors including recrystallization and high pressure oxidation.
  37. Mano Tishihiko (Suwa JPX) Kodaira Toshimoto (Suwa JPX) Ohshima Hiroyuki (Suwa JPX), Method of manufacturing thin film transistor and active matrix assembly including same.
  38. Sasaki Nobuo (Kawasaki JPX), Method of producing MOS FET type semiconductor device.
  39. Price J. B. (Scottsdale AZ) Tobin Philip J. (Scottsdale AZ) Pintchovski Fabio (Mesa AZ) Seelbach Christian A. (San Jose CA), Method of producing titanium nitride MOS device gate electrode.
  40. Ang Saw T. (Garland TX) Curran Patrick A. (Plano TX), Passivated dual dielectric gate system and method for fabricating same.
  41. Gould Herbert J. (Sherman Oaks CA), Platinum diffusion process.
  42. Park Woonyoung (Seoul KRX) Lee Seoklyul (Seoul KRX), Process for formation of thin film transistor liquid crystal display.
  43. Frisina Ferruccio (Catania ITX) Tavolo Nella (Scordia ITX) Raspagliesi Mario (San Giovanni La Punta ITX), Process of introduction and diffusion of platinum ions in a slice of silicon.
  44. Chatterjee, Pallab K., Self-aligned stacked CMOS.
  45. Horiuchi Masatada (Koganei JPX) Yamaguchi Ken (Higashikurume JPX), Semiconductor device.
  46. Yamaguchi Yasuo (Hyogo JPX) Ajika Natsuo (Hyogo JPX) Yamano Tsuyoshi (Hyogo JPX), Semiconductor device and a method of manufacturing thereof.
  47. Yamaguchi Yasuo (Hyogo JPX) Ajika Natsuo (Hyogo JPX) Yamano Tsuyoshi (Hyogo JPX), Semiconductor device and a method of manufacturing thereof.
  48. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX), Semiconductor device and method for forming the same.
  49. Yamazaki Shunpei (Tokyo JPX) Nagata Yujiro (Ichikawa JPX), Semiconductor device of non-single crystal-structure.
  50. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hamatani Toshiji (Kanagawa JPX), Semiconductor device with oxide layer.
  51. Asai Ichirou (Kanagawa JPX) Kato Noriji (Kanagawa JPX) Fuse Mario (Kanagawa JPX), Semiconductor element manufacturing method.
  52. Nishizawa Jun-chi (Sendai JPX), Semiconductor optoelectro transducer.
  53. Pfiester James R. (Austin TX), Shared gate CMOS transistor.
  54. Hwang Jeong-Mo (Plano TX), Silicon on insulator device comprising improved substrate doping.
  55. Blake Terence G. W. (Dallas TX), Silicon-on-insulator transistor with body node to source node connection.
  56. Konishi Nobutake (Hitachiota JPX) Ono Kikuo (Hitachi JPX) Suzuki Takaya (Katsuta JPX) Miyata Kenji (Katsuta JPX), Thin film semiconductor device and method of fabricating the same.
  57. Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Konuma Toshimitsu (Kanagawa JPX), Thin film semiconductor device with gate metal oxide and sidewall spacer.
  58. Tanaka Keiji (Saitama JPX) Nakazawa Kenji (Saitama JPX) Suyama Shiro (Saitama JPX) Kato Kinya (Saitama JPX), Thin film transistor.
  59. Takeda Mamoru (Hirakata JPX) Yamashita Ichiro (Katano JPX) Kitahiro Isamu (Yawata JPX), Thin film transistor array and method of manufacturing same.
  60. Zhang Hongyong (Kanagawa JPX) Takayama Toru (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Transistor and process for fabricating the same.
  61. Zhang Hongyong (Kanagawa JPX) Takayama Toru (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Transistor device employing crystallization catalyst.

이 특허를 인용한 특허 (12)

  1. Yamazaki, Shunpei; Yamamoto, Kunitaka; Arai, Yasuyuki, Electro-optical device having an EL layer over a plurality of pixels.
  2. Tokunaga, Hajime, Manufacturing method of semiconductor device.
  3. Tokunaga, Hajime, Manufacturing method of semiconductor device.
  4. Tokunaga, Hajime, Manufacturing method of semiconductor device.
  5. Tokunaga, Hajime, Manufacturing method of semiconductor device.
  6. Yamaguchi, Mayumi; Isobe, Atsuo; Saito, Satoru, Method for manufacturing semiconductor device including hat-shaped electrode.
  7. Maruyama, Hotaka; Akimoto, Kengo, Semiconductor device and manufacturing method thereof.
  8. Yamazaki, Shunpei; Koyama, Jun; Takayama, Toru; Hamatani, Toshiji, Semiconductor device and method for fabricating the same.
  9. Yamazaki, Shunpei; Koyama, Jun; Takayama, Toru; Hamatani, Toshiji, Semiconductor device and method for fabricating the same.
  10. Ohtani, Hisashi; Fujimoto, Etsuko, Semiconductor device and method of fabricating the same.
  11. Yamazaki,Shunpei; Miyanaga,Akiharu; Koyama,Jun; Fukunaga,Takeshi, Static random access memory using thin film transistors.
  12. Yamazaki, Shunpei; Miyanaga, Akiharu; Koyama, Jun; Fukunaga, Takeshi, Thin film semiconductor device and its manufacturing method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로