Packet processing apparatus, packet processing method, and packet exchange
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-012/28
H04L-012/56
출원번호
US-0404313
(1999-09-24)
우선권정보
JP-10-276161(1998-09-29)
발명자
/ 주소
Amagai,Tatsuhiko
Yamashita,Mikiharu
Aramizu,Tatsuo
출원인 / 주소
Juniper Networks, Inc.
대리인 / 주소
Harrity Snyder, L.L.P.
인용정보
피인용 횟수 :
8인용 특허 :
12
초록▼
A packet processing method for exchanging packet data through a plurality of layers is disclosed, that comprises the steps of storing the entire packet to a packet memory; and storing part of each packet of the packet data used in processes of a layer 2 processing portion and a layer 3 processing po
A packet processing method for exchanging packet data through a plurality of layers is disclosed, that comprises the steps of storing the entire packet to a packet memory; and storing part of each packet of the packet data used in processes of a layer 2 processing portion and a layer 3 processing portion of the plurality of layers to a multi-port shared memory, the layer 2 processing portion and the layer 3 processing portion accessing the same memory space of the multi-port shared memory. In addition, a pipeline processing system is used so that when the layer 2 processing portion and the layer 3 processing portion access the shared memory, they do not interfere with each other.
대표청구항▼
What is claimed is: 1. A packet processing apparatus for converting packet data through a plurality of layers, comprising; a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is written by a l
What is claimed is: 1. A packet processing apparatus for converting packet data through a plurality of layers, comprising; a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is written by a lower layer processing portion at a time of the packet data reception, used in a process of a higher layer processing portion for higher layer processing operations, and read by the lower layer processing portion at a time of the packet data transmission, wherein the lower layer processing portion reads the header portion from the shared memory, and wherein the lower layer processing portion and the higher layer processing portion access a same memory space of said shared memory through physically different memory buses. 2. A packet processing apparatus for converting packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory as a multi-port memory for storing a header portion of the packet data, which is written by a layer 2 processing portion as a data link layer at a time of the packet data reception, used in a process of a layer 3 processing portion as a network layer for a packet routing operation, and read by the layer 2 processing portion at a time of the packet data transmission, wherein the layer 2 processing portion reads the header portion from the shared memory, and wherein the layer 2 processing portion and the layer 3 processing portion access the same memory space of said shared memory through physically different memory buses. 3. A packet processing apparatus for converting packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is used in a process of a higher layer processing portion for higher layer processing operations; and a lower layer processing portion, which writes at least said user information portion and said header portion of the packet data into said packet memory and said shared memory respectively at a time of the packet data reception, reads said header portion of the packet data rewritten by the higher layer processing portion, from said shared memory, and combines said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 4. The packet processing apparatus as set forth in claim 3, wherein said lower layer processing portion is a layer 2 processing portion as a data link layer and said higher layer processing portion is a layer 3 processing portion as a network layer. 5. A packet processing apparatus for converting packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is used in a process of a layer 3 processing portion for a packet routing operation; and a layer 2 reception processing portion, which writes at least said user information portion and said header portion of the packet data into said packet memory and said shared memory, respectively at a time of the packet data reception; and a layer 2 transmission processing portion, which reads said header portion of the packet data rewritten by the layer 3 processing portion, from said shared memory, and combines said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 6. A packet processing method for exchanging packet data through a plurality of layers, comprising; storing at least a user information portion of the packet data into a packet memory; and storing a header portion of the packet data into a shared memory, wherein said header portion is written by a lower layer processing portion at a time of the packet data reception, used in a process of a higher layer processing portion for higher layer processing operations, and read by the lower layer processing portion at a time of the packet data transmission, wherein the lower layer processing portion and the higher layer processing portion access the same memory space of said shared memory through physically different memory buses. 7. A packet processing method for exchanging packet data through a plurality of layers, comprising: storing at least a user information portion of the packet data to a packet memory; and storing a header portion of the packet data to a shared memory as a multi-port memory, wherein said header portion is written by a layer 2 processing portion as a data link layer at a time of the packet data reception, used in a process of a layer 3 processing portion as a network layer for a packet routing operation, and read by the layer 2 processing portion at a time of the packet data transmission, wherein the layer 2 processing portion and the layer 3 processing portion access the same memory space of said shared memory through physically different memory buses. 8. A packet processing method for exchanging packet data through a plurality of layers, comprising: storing at least a user information portion of the packet data into a packet memory; storing a header portion of the packet data into a shared memory, said header portion being used in a process of a higher layer processing portion for higher layer processing operations; at a lower layer processing portion, writing at least said user information portion and said header portion of the packet data into said packet memory and said shared memory, respectively at a time of the packet data reception; at a layer 2 transmission processing portion, reading said header portion of the packet data rewritten by the higher layer processing portion, from said shared memory; and combining said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 9. The packet processing method as set forth in claim 8, wherein said lower layer processing portion is a layer 2 processing portion as a data link layer and said higher layer processing portion is a layer 3 processing portion as a network layer. 10. A packet processing method for exchanging packet data through a plurality of layers, comprising: storing at least a user information portion of the packet data into a packet memory; storing a header portion of the packet data into a shared memory, said header portion being used in a process of a layer 3 processing portion for a packet routing higher operation; at a layer 2 reception processing portion, writing at least said user information portion and said header portion of the packet data into said packet memory and said shared memory, respectively at a time of the packet data reception; reading said header portion of the packet data rewritten by the layer 3 processing portion, from said shared memory, and combining said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 11. A packet exchange for exchanging packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is written by a lower layer processing portion at a time of the packet data reception, used in a process of a higher layer processing portion for higher layer processing operations, and read by the lower layer processing portion at a time of the packet data transmission, wherein the lower layer processing portion reads the header portion from the shared memory, and wherein the lower layer processing portion and the higher layer processing portion access a same memory space of said shared memory through physically different memory buses. 12. A packet exchange for exchanging for exchanging packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory as a multi-port memory for storing a header portion of the packet data, which in written by a layer 2 processing portion as a data link layer at a time of the packet data reception, used in a process of a layer 3 processing portion as a network layer for a packet routing operation, and read by the layer 2 processing portion at a time of the packet data transmission, wherein the layer 2 processing portion reads the header portion from the shared memory, and wherein the layer 2 processing portion and the layer 3 processing portion access the same memory space of said shared memory through physically different memory buses. 13. A packet exchange for exchanging packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is used in a process of a higher layer processing portion for higher layer processing operations; and a lower layer processing portion, which writes at least said user information portion and said header portion of the packet data into said packet memory and said shared memory, respectively at a time of the packet data reception, reads said header portion of the packet data rewritten by the higher layer processing portion, from said shared memory, and combines said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 14. The packet exchange as set forth in claim 13, wherein said lower layer processing portion is a layer 2 processing portion as a data link layer and said higher layer processing portion is a layer 3 processing portion as a network layer. 15. A packet exchange for exchanging packet data through a plurality of layers, comprising: a packet memory for storing at least a user information portion of the packet data; and a shared memory for storing a header portion of the packet data, which is used in a process of a layer 3 processing portion for a packet routing higher operation; and a layer 2 reception processing portion, which writes at least said user information portion and said header portion of the packet data into said packet memory and said shared memory, respectively at a time of the packet data reception; and a layer 2 transmission processing portion, which reads said header portion of the packet data rewritten by the layer 3 processing portion, from said shared memory, and combines said header portion read from said shared memory with said user information portion stored in said packet memory, as a packet to be transmitted. 16. A packet exchange for exchanging packet data through a plurality of layers recommended by Open System Interconnection reference model, comprising: a layer 2 reception processing portion for receiving a packet, storing the received packet to a packet memory, and storing a header portion of the received packet into a shared memory; a layer 3 processing portion for receiving the header portion, executing a network process corresponding to the header portion, updating the header portion when necessary, and storing the updated header portion into the same address of said shared memory; and a layer 2 transmission processing portion for combining the updated header portion received from said layer 3 processing portion and stored in said shared memory and packet information stored in said packet memory and transmitting the resultant data as a packet, wherein said layer 2 transmission processing portion combines data updated by said layer 3 processing portion and stored in said shared memory and packet data stored in said packet memory, transmits the combined data, converts a packet format into a format of layer 1, and when layer 3 is an IP (Internet Protocol) layer, converts an IP V4 (Version 4) packet into an IP V6 (Version 6) packet or vice versa. 17. A packet exchange for exchanging packet data through a plurality of layers recommended by Open System Interconnection reference model, comprising: a layer 2 reception processing portion for receiving a packet, storing the received packet to a packet memory, and storing a header portion of the received packet into a shared memory; a layer 3 processing portion for receiving the header portion, executing a network process corresponding to the header portion, updating the header portion when necessary, and storing the updated header portion into the same address of said shared memory; and a layer 2 transmission processing portion for combining the updated header portion received from said layer 3 processing portion and stored in said shared memory and packet information stored in said packet memory and transmitting the resultant data as a packet, wherein said layer 2 transmission processing portion combines data updated by said layer 3 processing portion and stored in said shared memory and packet data stored in said packet memory by said layer 2 reception processing portion, and when layer 3 is an IP (Internet Protocol) layer, performs an IP V6 tunneling process for an IP V4 packet, an IP V4 tunneling process for an IP V6 packet, or an IP V4 tunneling process for an IP V4 packet. 18. A packet processing apparatus for exchanging packet data through a plurality of layers, comprising: a packet memory for storing the entire packet; and a shared memory as a multi-port memory for storing part of each packet of the packet data used in processes of a layer 2 processing portion as a data link layer and a layer 3 processing portion as a network layer, the layer 2 processing portion and the layer 3 processing portion accessing the same memory space of said shared memory, wherein the layer 2 and 3 are recommended by Open System Interconnection reference model, and a layer 2 reception processing portion for storing only a field necessary for layer 3 or a higher layer to said packet memory and said shared memory. 19. A packet processing apparatus for converting packet data through a plurality of layers, comprising: a packet memory for storing the entire packet; and a shared memory for storing part of each packet of the packet data used in processes of a lower layer processing portion and a higher layer processing portion, the lower layer processing portion and the higher layer processing portion accessing the same memory space of said shared memory through physically different memory buses, further comprising: a layer 2 transmission processing portion for combining data stored in a plurality of packet memories and data stored in said shared memory and transmitting the resultant data as the packet, wherein the layer 2 is recommended by Open System Interconnection reference model.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (12)
Cooperman Michael (Framingham MA) Andrade Phillip (Lexington MA) Sieber Richard W. (Attleboro MA), ATM shared memory switch with content addressing.
Bennett Toby D. ; Davis Donald J. ; Harris Jonathan C. ; Miller Ian D., Apparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrently.
Mignard Samuel,FRX ; Harle Virginie,FRX ; Kasztelan Slavik,FRX ; Marchal-George Nathalie,FRX, Process for activation of catalysts with a nitrogenous compound and excess thionic compound the catalysts that is obtained and it use in hydroconversion.
Sommani Arun (16609 126th Ave. NE. Woodeinville WA 98072) Gupta Amitabha (1243 Picasso Dr. Sunnyvale CA 94087), Rendezvous network protocol with reduced bandwidth and processor time.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.