Semiconductor component having conductors with wire bondable metalization layers
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/50
H01L-023/48
출원번호
US-0924010
(2004-08-23)
발명자
/ 주소
Farnworth,Warren M.
출원인 / 주소
Micron Technology, Inc.
인용정보
피인용 횟수 :
1인용 특허 :
24
초록▼
A semiconductor component includes a semiconductor die, a low k polymer layer on the die and redistribution conductors on the polymer layer. The component also includes bonding pads on the conductors with a metal stack construction that includes a conductive layer, a barrier/adhesion layer and a non
A semiconductor component includes a semiconductor die, a low k polymer layer on the die and redistribution conductors on the polymer layer. The component also includes bonding pads on the conductors with a metal stack construction that includes a conductive layer, a barrier/adhesion layer and a non-oxidizing layer. The bonding pads facilitate wire bonding to the component and the formation of reliable wire bonds on the component. A method for fabricating the component includes the steps of forming the conductors and bonding pads using electroless deposition. The component can be used to fabricate electronic assemblies such as modules, packages and printed circuit boards.
대표청구항▼
What is claimed is: 1. A semiconductor component comprising: a semiconductor die comprising a plurality of integrated circuits and a plurality of die contacts in electrical communication with the integrated circuits; a polymer layer on the die; a plurality of redistribution conductors on the polyme
What is claimed is: 1. A semiconductor component comprising: a semiconductor die comprising a plurality of integrated circuits and a plurality of die contacts in electrical communication with the integrated circuits; a polymer layer on the die; a plurality of redistribution conductors on the polymer layer in electrical communication with the die contacts; a plurality of wire bonding pads on the polymer layer in electrical communication with the conductors; a plurality of first metal layers covering the conductors, the wire bonding pads and edges of the conductors and the wire bonding pads; and a plurality of wire bondable second metal layers covering the first metal layers and edges of the first metal layers, and sealing the wire bonding pads. 2. The semiconductor component of claim 1 wherein the conductors comprise a metal selected from the group consisting of Al, Cr, Ti, Ni, W, Au, Ag, Ta and Mb. 3. The semiconductor component of claim 1 wherein the first metal layers comprise a metal selected from the group consisting of Ni, V, Cr, CrCu and Cu. 4. The semiconductor component of claim 1 wherein the second metal layers comprise a wire bondable metal. 5. The semiconductor component of claim 1 wherein the second metal layers comprise a metal selected from the group consisting of Au, Pt and Pd. 6. The semiconductor component of claim 1 further comprising a second polymer layer covering the conductors and the polymer layer leaving the wire bonding pads exposed. 7. A semiconductor component comprising: a semiconductor die including a circuit side, a plurality of integrated circuits on the circuit side, and a plurality of die contacts on the circuit side in electrical communication with the integrated circuits; a polymer layer on the circuit side; a plurality of redistribution conductors on the polymer layer in electrical communication with the die contacts; and a plurality of wire bonding pads on the polymer layer in electrical communication with the conductors, the wire bonding pads and the conductors comprising a conductive layer, a barrier/adhesion layer covering the conductive layer and edges thereof, and a wire bondable layer covering the barrier/adhesion layer and edges thereof and sealing the wire bonding pads. 8. The semiconductor component of claim 7 further comprising a plurality of metal bumps on the die contacts, each metal bump having a same planar surface as the polymer layer. 9. The semiconductor component of claim 7 further comprising a second polymer layer covering the polymer layer and the conductors leaving the wire bonding pads exposed. 10. The semiconductor component of claim 7 further comprising a plurality of terminal contacts on the wire bonding pads. 11. The semiconductor component of claim 7 wherein the conductive layer comprises a metal selected from the group consisting of Al, Cr, Ti, Ni, W, Au, Ag, Ta and Mb. 12. The semiconductor component of claim 7 wherein the barrier/adhesion layer comprises a metal selected from the group consisting of Ni, V, Cr, CrCu and Cu. 13. The semiconductor component of claim 7 wherein the wire bondable layer comprises a metal selected from the group consisting of Au, Pt and Pd. 14. A semiconductor component comprising: a semiconductor die including a circuit side, a plurality of integrated circuits on the circuit side, and a plurality of die contacts on the circuit side in electrical communication with the integrated circuits having a first pattern; a polymer layer on the circuit side; a plurality of conductors on the polymer layer in electrical communication with the die contacts; and a plurality of wire bonding pads on the polymer layer in electrical communication with the conductors having a different pattern than the die contacts; each conductor and each wire bonding pad comprising a conductive layer on the polymer layer, a barrier/adhesion layer covering the conductive layer and edges thereof, and a wire bondable layer covering the barrier/adhesion layer and edges thereof and sealing a wire bonding pad. 15. The semiconductor component of claim 14 wherein the polymer layer comprises a material selected from the group consisting of polyimide, PBO, and BCB. 16. The semiconductor component of claim 14 wherein the conductive layer comprises a metal selected from the group consisting of Al, Cr, Ti, Ni, W, Au, Ag, Ta and Mb. 17. The semiconductor component of claim 14 wherein the barrier/adhesion layer comprises a metal selected from the group consisting of Ni, V, Cr, CrCu and Cu. 18. The semiconductor component of claim 14 wherein the wire bondable layer comprises a metal selected from the group consisting of Au, Pt and Pd. 19. The semiconductor component of claim 14 further comprising a second polymer layer on the polymer layer encapsulating the conductors and having a plurality of openings aligned with the wire bonding pads. 20. The semiconductor component of claim 14 further comprising a plurality of stud bumps on the wire bonding pads. 21. The semiconductor component of claim 14 further comprising a plurality of wires wire bonded to the wire bonding pads.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (24)
Bhansali Ameet S. (Fremont CA) Samuelson Gay M. (Tempe AZ) Murali Venkatesan (San Jose CA) Gasparek Michael J. (Tempe AZ) Chen Shou H. (Mesa AZ) Mencinger Nicholas P. (Tempe AZ) Lee Ching C. (Penang , Bonding pad structure having an interposed rigid layer.
David R. Hembree ; Jorge L. de Varona, Bumped semiconductor component having test pads, and method and system for testing bumped semiconductor components.
Trask Philip A. (Laguna Hills CA) Pillai Vincent A. (Irvine CA) Gierhart Thomas J. (Fountain Valley CA), Electrical interconnection substrate with both wire bond and solder contacts, and fabrication method.
Farnworth, Warren M.; Wood, Alan G.; Hembree, David R., Method for fabricating semiconductor components and interconnects with contacts on opposing sides.
Chan Seung Hwang KR; Seung Ouk Jung KR, Method for manufacturing semiconductor devices having redistribution patterns with a concave pattern in a bump pad area.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Aiba, Yoshitaka; Sato, Mitsutaka, Semiconductor device manufacturing method having a step of applying a copper foil on a substrate as a part of a wiring connecting an electrode pad to a mounting terminal.
Warren M. Farnworth ; Alan G. Wood ; Mike Brooks, Stackable semiconductor package having conductive layer and insulating layers and method of fabrication.
Warren M. Farnworth ; Alan G. Wood ; Mike Brooks, Stackable semiconductor package having conductive layer and insulating layers and method of fabrication.
Do, Byung Tai; Murphy, Stephen A.; Lin, Yaojian; Kuan, Heap Hoe; Marimuthu, Pandi Chelvam; Goh, Hin Hwa, Semiconductor device and method of providing common voltage bus and wire bondable redistribution.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.