Network interface device employing a DMA command queue
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-013/00
G06F-003/00
출원번호
US-0855979
(2001-05-14)
발명자
/ 주소
Blightman,Stephen E. J.
Starr,Daryl D.
Philbrick,Clive M.
출원인 / 주소
Alacritech, Inc.
인용정보
피인용 횟수 :
88인용 특허 :
136
초록▼
A network interface device couples a host computer to a network. The network interface device includes a processor and a DMA controller. The processor causes the DMA controller to perform multiple DMA commands before the processor takes a particular software branch. The processor issues the DMA com
A network interface device couples a host computer to a network. The network interface device includes a processor and a DMA controller. The processor causes the DMA controller to perform multiple DMA commands before the processor takes a particular software branch. The processor issues the DMA commands by placing the DMA commands in a memory and then pushing values indicative of the DMA commands onto a DMA command queue. The values are popped off the DMA command queue and are executed by the DMA controller one at a time. The DMA commands are executed in the same order that they were issued by the processor. The processor need not monitor multiple DMA commands to make sure they have all been completed before the software branch is taken, but rather the processor pops a DMA command complete queue to make sure that the last of the DMA commands has been completed.
대표청구항▼
What is claimed is: 1. An apparatus, comprising: means for maintaining a DMA command queue and a DMA command complete queue on a network interface device and for causing values to be pushed onto the DMA command queue and for causing values to be popped from the DMA command complete queue, each of t
What is claimed is: 1. An apparatus, comprising: means for maintaining a DMA command queue and a DMA command complete queue on a network interface device and for causing values to be pushed onto the DMA command queue and for causing values to be popped from the DMA command complete queue, each of the values pushed onto the DMA command queue being indicative of one of a plurality of DMA commands; and a DMA controller that executes the plurality of DMA commands such that the DMA commands are completed in a particular order, the DMA controller pushing values onto the DMA command complete queue, each of the values pushed onto the DMA command complete queue indicating completion of one of the plurality of DMA commands. 2. The apparatus of claim 1, wherein the means comprises a processor. 3. The apparatus of claim 1, wherein the means further comprises a hardware queue manager. 4. A network interface device, comprising: queue manager hardware that maintains a DMA command queue and a DMA command complete queue; a processor coupled to the queue manager hardware, the processor causing values to be pushed onto the DMA command queue, the processor causing values to be popped from the DMA command complete queue; a DMA controller coupled to the queue manager hardware, the DMA controller executing DMA commands, the DMA commands executed being indicated by values popped off the DMA command queue, the DMA controller pushing values onto the DMA command complete queue; local memory that temporarily stores a first portion of data transferred by execution of one or more DMA commands from data storage on a host coupled to the network interface device into the local memory, the local memory also temporarily storing a second portion of data transferred by execution of one or more DMA commands from the data storage on the host to the local memory; and physical layer interface and media access control circuitry, the physical layer interface and media access control circuitry outputting the first and second portions of data from the network interface device to a network, the first and second portions of data being output in the form of a data payload of a network communication. 5. The network interface device of claim 4, wherein the local memory is dynamic random access memory (DRAM). 6. The network interface device of claim 5, wherein the queue manager hardware stores at least part of the DMA command queue and the DMA command complete queue in static random access memory (SRAM). 7. A method, comprising: (a) pushing values onto a DMA command queue in an order, each of the values being indicative of a different one of a plurality of DMA commands, wherein the DMA command queue is maintained on a network interface device (NID), and wherein the NID performs fast-path transport and network layer protocol processing; (b) popping the DMA command queue such that a DMA controller on the NID executes the plurality of DMA commands in the order in which the associated values were pushed onto the DMA command queue, the DMA controller being a part of the NID; (c) the DMA controller pushing values onto a DMA command complete queue, each of the values pushed onto the DMA command complete queue indicating completion of one of the plurality of DMA commands; and (d) popping the DMA command complete queue. 8. The method of claim 7, wherein the NID includes a first memory and a second memory, the method further comprising: (e) receiving multiple frames of a session layer network message onto the NID and storing the frames in the first memory, wherein execution of one of the plurality of DMA commands in (b) results in a move of at least a part of one of the frames from the first memory to the second memory, and wherein execution of another of the plurality of DMA commands in (b) results in a move of at least a part of another of the frames from the first memory to the second memory. 9. The method of claim 7, wherein the NID is integrated into an integrated circuit taken from the group consisting of: a memory controller integrated circuit, a graphics controller integrated circuit, an input/output integrated circuit, and a bridge integrated circuit, and wherein the integrated circuit of which the NID is a part is realized on a motherboard of a host computer. 10. The method of claim 8, wherein the DMA command complete queue is used to determine that the at least a part of one of the frames and the at least a part of another of the frames are both present in the second memory. 11. A method, comprising: (a) using a DMA command queue to ensure that a plurality of DMA moves are completed in a particular sequence, each of the DMA moves being a move of information from one location on a network interface device to another location on the network interface device, the DMA command queue being maintained by queue manager hardware on the network interface device, the DMA moves being carried out by a DMA controller, the DMA controller being a part of the network interface device; and (b) outputting at least part of the information from the network interface device, wherein a first of the plurality of DMA moves is a move of at least a part of a frame of a session layer message, and wherein a second of the plurality of DMA moves is a move of at least a part of a subsequent frame of the session layer message, wherein a processor pushes values onto the DMA command queue, each of the values being indicative of a different DMA command, and wherein the processor analyzes at least a part of the information moved in the first move, the processor doing the analyzing after the first move is complete. 12. The method of claim 11, wherein said one location on the network interface device is a dynamic random access memory (DRAM) and wherein said another location on the network interface device is a static random access memory (SRAM), wherein the first move is a move of information from a first buffer in the DRAM to a first buffer in the SRAM, and wherein the second move is a move of information from a second buffer in the DRAM to a second buffer in the SRAM. 13. The method of claim 11, wherein the processor does the analyzing before the second move is complete. 14. A method, comprising: (a) using a DMA command queue to ensure that a plurality of DMA moves are completed in a particular sequence, each of the DMA moves being a move of information from one location on a network interface device to another location on the network interface device, the DMA command queue being maintained by queue manager hardware on the network interface device, the DMA moves being carried out by a DMA controller, the DMA controller being a part of the network interface device; (b) the DMA controller pushing values onto a DMA command complete queue, each value indicating that one of the DMA moves has been carried out by the DMA controller; (c) a processor on the network interface device popping values off the DMA command complete queue; and (d) outputting at least part of the information from the network interface device. 15. The method of claim 14, wherein the information output in (b) is output from the network interface device to a host computer, the host computer being coupled to the network interace device. 16. The method of claim 14, wherein the information output in (b) is output from the network interface device to a network. 17. The method of claim 14, wherein a first of the plurality of DMA moves is a move of at least a part of a frame of a session layer message, and wherein a second of the plurality of DMA moves is a move of at least a part of a subsequent frame of the session layer message. 18. A method, comprising: (a) maintaining on a network interface device a DMA command queue; (b) a processor on the network interface device causing a value to be pushed onto the DMA command queue, the value being indicative of corresponding DMA command; (c) popping a value off the DMA command queue, a DMA controller on the network interface device then executing a DMA command indicated by the popped value; (d) repeating (b) and (c) such that a first portion of data is transferred from host storage to a local memory on the network interface device and such that a second portion of data is transferred from the host storage to the local memory on the network interface device; and (e) after both the first portion and the second portion are present in the local memory, outputting the first and second portions of data from the network interface device to a network, the first and second portions making up at least a part of a data payload of a network communication, wherein the pushing of (b) occurs twice before the popping of (c) occurs once. 19. A method, comprising: (a) maintaining on a network interface device a DMA command queue; (b) a processor on the network interface device causing a value to be pushed onto the DMA command queue, the value being indicative of corresponding DMA command; (c) popping a value off the DMA command queue, a DMA controller on the network interface device then executing a DMA command indicated by the popped value; (d) repeating (b) and (c) such that a first portion of data is transferred from host storage to a local memory on the network interface device and such that a second portion of data is transferred from the host storage to the local memory on the network interface device; (e) maintaining a DMA command complete queue on the network interface device, the DMA controller pushing values onto the DMA command complete queue, the processor popping values off the DMA command complete queue; and (f) after both the first portion and the second portion are present in the local memory, outputting the first and second portions of data from the network interface device to a network, the first and second portions making up at least a part of a data payload of a network communication. 20. The method of claim 19, wherein the processor uses the DMA command complete queue to determine that the first and the second portions of data are both present in local memory on the network interface device. 21. The method of claim 19, wherein the network interface device comprises queue manager hardware, the queue manager hardware maintaining the DMA command queue and the DMA command complete queue in static random access memory (SRAM), wherein the processor, the queue manager hardware, the SRAM, and the DMA controller are all part of the same integrated circuit. 22. The method of claim 19, wherein each of the values on the DMA command queue is a DMA command. 23. The method of claim 19, wherein each of the values on the DMA command queue comprises a pointer to a DMA command. 24. The method of claim 19, wherein each of the values on the DMA command queue is a number that identifies a location where a DMA command is stored. 25. The method of claim 19, wherein the network interface device is an expansion card coupled to a host computer, the host storage being part of the host computer. 26. The method of claim 19, wherein the network interface device is a part of a host computer. 27. A method, comprising: (a) maintaining on a network interface device a DMA command queue, the DMA command queue being maintained by queue manager hardware on the network interface device; (b) a processor on the network interface device causing a value to be pushed onto the DMA command queue, the value being indicative of corresponding DMA command; (c) popping a value off the DMA command queue, a DMA controller on the network interface device then executing a DMA command indicated by the popped value; (d) repeating (b) and (c) such that a first portion of data is transferred from a first place on the network interface device to a second place on the network interface device, and such that a second portion of data is transferred from the first place on the network interface device to the second place on the network interface device; (e) maintaining a DMA command complete queue on the network interface device, the DMA controller pushing values onto the DMA command complete queue, the processor popping values off the DMA command complete queue; (f) after both the first portion and the second portion have been transferred to the second place in (d), the processor taking a software branch; and (g) after taking the software branch, the processor outputting the first and second portions of data from the network interface device. 28. The method of claim 27, wherein the processor outputs the first and second portions of data in (f) to a network. 29. The method of claim 27, wherein the processor outputs the first and second portions of data in (f) to a host computer. 30. The method of claim 27, wherein the first place is a dynamic random access memory (DRAM) and wherein the second place is a bus interface. 31. The method of claim 27, wherein the first place is a bus interface and wherein the second place is a dynamic random access memory (DRAM). 32. The method of claim 27, wherein the first place is a bus interface and wherein the second place is a static random access memory (SRAM). 33. The method of claim 27, wherein the first place is a static random access memory (SRAM) and wherein the second place is a bus interface.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (136)
Chan Kurt ; Black Alistair D., Accelerator fiber channel hub and protocol.
Bennett Toby D. ; Davis Donald J. ; Harris Jonathan C. ; Miller Ian D., Apparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrently.
Nogales Charles Edward ; Sooy William Glenn, Apparatus for fibre channel transmission having interface logic, buffer memory, multiplexor/control device, fibre channe.
Silverstein Alan ; Golson William G. ; Mallal Munir, Apparatus for parallel client/server communication having data structures which stored values indicative of connection.
Chesson Greg (Palo Alto CA) Choi In-whan (Mountain View CA) Lin Yuh-wen (San Jose CA) Smith Jeannine M. (Menlo Park CA) Yau Daniel (Los Altos CA) Young Desmond W. (Campbell CA), Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque regis.
Wang Frank ; Robertson Jeffrey S. ; Gopal Nuggehalli N. ; Pheterson Charles J. ; Goldflam Michael S., Client/server data traffic delivery system and method.
Andrews Lawrence P. (Boca Raton FL) Arias Derrick (Coral Springs FL) Mandalia Baiju D. (Boca Raton FL) Ortega Oscar E. (Miami Beach FL) Sinibaldi John C. (Pompano Beach FL) Williams Kevin B. (North L, Direct memory access unit for transferring data between processor memories in multiprocessing systems.
Bilansky Mark Alan ; Huang Kevin Chuang-Chi ; Ryder James William ; Stavana Edward James, Dual communication services interface for distributed transaction processing.
Sartore Ronald H. (San Diego CA) Mobley Kenneth J. (Colorado Springs CO) Carrigan Donald G. (Monument CO) Jones Oscar Frederick (Colorado Springs CO), Enhanced DRAM with all reads from on-chip cache and all writers to memory array.
Panner Bryan K. ; Hoskins Timothy Lee ; Napolitano Richard, File array communications interface for communicating between a host computer and an adapter.
Eshel Marc M. (Tarrytown NY) Hunt Guerney D. H. (Ithaca NY) Jones Donald N. (Vestal NY) Meyer Christopher (Vestal NY) Schwartz Frederick A. (Binghamton NY), File manager for files shared by heterogeneous clients.
Cheng Yu-Ping (San Jose CA) Hitz David (Sunnyvale CA), High-performance non-volatile RAM protected write cache accelerator system employing DMA and data transferring scheme.
Gates Stillman F. ; Suri Salil, Host adapter capable of simultaneously transmitting and receiving data of multiple contexts between a computer bus and peripheral bus.
Gates Stillman F. ; Suri Salil, Host adapter having paged payload buffers for simultaneously transferring data between a computer bus and a peripheral bus.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, Intelligent network interface device and system for accelerated communication.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Intelligent network interface system method for protocol processing.
Dally William J. (Framingham MA) Chien Andrew A. (Urbana IL) Horwat Waldemar P. (Hoffman Estates IL) Fiske Stuart (Montreal CAX), Message-driven processor in a concurrent computer.
Shimon Muller ; Denton E. Gentry, Jr. ; Linda T. Cheng ; John E. Watkins, Method and apparatus for data re-assembly with a high performance network interface.
Richter Roger K. (Round Rock TX) Stark ; Jr. David R. (Austin TX), Method and apparatus for facilitating communication in a multilayer communication architecture via a dynamic communicati.
Hamilton Graham ; Kessler Peter B. ; Nisewanger Jeffrey D. ; Bishop Alan ; Pelegri-Llopart Eduardo, Method and apparatus for generically handling diverse protocol method calls in a client/server computer system.
Stakuis Chrisopher J. ; Stearns Kevin M., Method and apparatus for high-speed access to and sharing of storage devices on a networked digital data processing syst.
Delp Gary S. (Rochester MN) Slane Albert A. (Orocono MN), Method and system for enhanced communication in a multisession packet based communication system.
Shobu Toshifumi (Atsugi JPX) Ogasawara Fumihiro (Ebina JPX), Method for selectively using one or two communication channel by a transmitting data terminal based on data type and cha.
Lowe Glen H., Method of preventing packet loss during transfers of data packets between a network interface card and an operating system of a computer.
Cloud Donald M. (Jamestown RI) Kelly Kevin F. (East Greenwich RI) Bonaccorsi David P. (Warwick RI) Weeks Mark K. (Berkley MA), Methods and apparatus for implementing a message driven processor in a client-server environment.
Graziano Michael J. ; Hauris Jon F. ; Stanley Daniel L., Multimedia system and method of controlling data transfer between a host system and a network adapter using a DMA engine.
Hitz David (Sunnyvale CA) Schwartz Allan (Saratoga CA) Lau James (Cupertino CA) Harris Guy (Mountain View CA), Multiple facility operating system architecture.
Minami John Shigeto ; Koyama Ryo ; Johnson Michael Ward ; Shinohara Masaru ; Poff Thomas C. ; Burkes Daniel F., Multiple network protocol encoder/decoder and data processor.
Flanders John A. ; Ross Ryan T. ; Townsend William D. ; Lamaire Thomas A. ; Radogna Thomas V. ; Bailey Brian W. ; Sousa Marc D., Multiple protocol support.
Gentry ; Jr. Denton E., Network device driver performing initial packet processing within high priority hardware interrupt service routine and then finishing processing within low priority software interrupt service routine.
Isfeld Mark S. (San Jose CA) Mitchell Bruce W. (San Jose CA) Seaman Michael J. (Mountain View CA) Mallory Tracy D. (San Jose CA) Arunkumar Nagaraj (San Jose CA), Network intermediate system with message passing architecture.
Bach Maurice J. (Haifa ILX) Hoppes Robert B. (Hyde Park NY) Meltzer Clifford B. (Ossining NY) Parchinski Kenneth J. (Wappingers Falls NY) Whelan Gary J. (Rhinebeck NY), Network processor for transforming a message transported from an I/O channel to a network by adding a message identifier.
Mayer Dale J. ; Richter Roger ; Witkowski Michael L. ; Kotzur Gary B. ; Hareski Patricia E. ; Walker William J., Network switch with shared memory system.
Narad Charles E. ; Fall Kevin ; MacAvoy Neil ; Shankar Pradip ; Rand Leonard M. ; Hall Jerry J., Packet processing system including a policy engine having a classification unit.
Row Edward J. (Mountain View CA) Boucher Laurence B. (Saratoga CA) Pitts William M. (Los Altos CA) Blightman Stephen E. (San Jose CA), Parallel I/O network file server architecture.
Reddin Timothy G. (Stockport GB3) Walsh David S. (Rossendale GB3) Round Jeremy S. (Warrington GB3), Parallel computer having MAC-relay layer snooped transport header to determine if a message should be routed directly to.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Passing a communication control block from host to a local device such that a message is processed on the device.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Passing a communication control block from host to a local device such that a message is processed on the device.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, Passing a communication control block to a local device such that a message is processed on the device.
Latif Farrukh A. (Malvern PA) Stevens Michael D. (Paoli PA) Moysey John A. (Malvern PA) Shinkarovsky Michael (Harleysville PA) Nguyen Hung (Downingtown PA) Dale Michele Z. (Audubon PA), Programmable multiple I/O interface controller.
Hausman Richard (Soquel CA) Sherer Paul W. (Sunnyvale CA) Rivers James P. (Sunnyvale CA) Zikmund Cynthia (Boulder Creek CA) Connery Glenn W. (Sunnyvale CA) Strohl Niles E. (Tracy CA) Reid Richard S. , Programmed I/O ethernet adapter with early interrupts for accelerating data transfer.
Seno Shoichiro (Kanagawa-ken JPX) Ideguchi Tetsuo (Kanagawa-ken JPX), Protocol parallel processing apparatus having a plurality of CPUs allocated to process hierarchical protocols.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Protocol processing stack for use with intelligent network interface device.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Protocol processing stack for use with intelligent network interface device.
Beach Robert (Los Altos CA) Bryers Mark (San Jose CA) Cox Casey (Palo Alto CA) Fall Richard (Palo Alto CA) Finn Norman (San Jose CA) Laird Douglas (San Jose CA), Protocol processor.
Davis Gordon T. (Boca Raton FL) Landa Robert E. (Boca Raton FL) Mandalia Baiju D. (Boca Raton FL) van den Berg Jan W. (Boca Raton FL) Van Voorhis David C. (Boca Raton FL), Specialized communications processor for layered protocols.
David A. Burns ; Benjamin L. Dagana ; Christopher J. Harrer ; Dung M. Luu ; Todd A. Matters ; Michael S. Miles ; Barry E. Blust ; Thomas J. Schneider ; Thomas V. Connors, Split data path distributed network protocol.
Christenson David A. (Rochester MN), System and method for controlling buffer transmission of data packets by limiting buffered data packets in a communicati.
Yokoyama Tatsuya (Sagamihara JPX) Hirata Tetsuhiko (Yokohama JPX) Mizutani Mika (Tokyo JPX) Takada Osamu (Sagamihara JPX), System for executing high speed communication protocol processing by predicting protocol header of next frame utilizing.
Delp Gary S. ; Leichty Philip L. ; Slane Albert A., System for minimizing latency data reception and handling data packet error if detected while transferring data packet.
Pardillos Jacky (Plaisir FRX), System for network transmission using a communication co-processor comprising a microprocessor to implement protocol lay.
Denton E. Gentry, Jr., System for parsing a packet for conformity with a predetermined protocol using mask and comparison values included in a parsing instruction.
Anand Sanjay ; Brandon Kyle ; Srinavas Nk ; Hyder Jameel, System for querying a peripheral device to determine its processing capabilities and then offloading specific processing tasks from a host to the peripheral device when needed.
Dean Willis ; Jim Howser ; Marty Garrity ; Jack Heneghan, System for selectively routing data via either a network that supports Internet protocol or via satellite transmission network based on size of the data.
Toby D. Bennett ; Donald J. Davis ; Jonathan C. Harris ; Ian D. Miller, System for transmitting and receiving data within a reliable communications protocol by concurrently processing portions of the protocol suite.
Jolitz William Frederick ; Lawson Matthew Todd ; Jolitz Lynne Greer, TCP/IP network accelerator system and method which identifies classes of packet traffic for predictable protocols.
Vange, Mark; Plumb, Mark; Kouts, Michael; Wilson, Glenn Sydney; Thornton, Paul Randy; McFate, Marlin Popeye; Shaughnessy, Robert John, Dynamic network link acceleration for network including wireless communication devices.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Fast-path apparatus for transmitting data corresponding to a TCP connection.
Philbrick, Clive M.; Craft, Peter K., Freeing transmit memory on a network interface device prior to receiving an acknowledgement that transmit data has been received by a remote device.
Philbrick, Clive M.; Craft, Peter K., Freeing transmit memory on a network interface device prior to receiving an acknowledgment that transmit data has been received by a remote device.
Michailidis, Dimitrios; Noureddine, Wael; Marti, Felix A.; Eiriksson, Asgeir Thor, Intelligent network adaptor with adaptive direct data placement scheme.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Intelligent network interface device and system for accelerated communication.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Intelligent network interface system and method for accelerated protocol processing.
Boucher,Laurence B.; Philbrick,Clive M.; Starr,Daryl D.; Blightman,Stephen E. J.; Craft,Peter K.; Higgen,David A., Intelligent network interface system and method for accelerated protocol processing.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Intelligent network interface system and method for protocol processing.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Intelligent network interface system and method for protocol processing.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Method and apparatus for distributing network traffic processing on a multiprocessor computer.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Method and apparatus for processing received network packets on a network interface for a computer.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Method to synchronize and upload an offloaded network stack connection with a network stack.
Rochford, Michael J.; Guha, Rabindra; Laroche, Daniel C.; Stewart, Malcolm D., Multi-channel DMA system with command queue structure supporting three DMA modes.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Network interface device that can offload data transfer processing for a TCP connection from a host CPU.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Network interface device that can transfer control of a TCP connection to a host CPU.
Boucher,Laurence B.; Blightman,Stephen E. J.; Craft,Peter K.; Higgen,David A.; Philbrick,Clive M.; Starr,Daryl D., Obtaining a destination address so that a network interface device can write network data without headers directly into host memory.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Starr, Daryl D.; Blightman, Stephen E. J.; Higgen, David A., Port aggregation for network connections that are offloaded to network interface devices.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Protocol stack that offloads a TCP connection from a host computer to a network interface device.
Vange, Mark; Plumb, Marc; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Marc; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Marc; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Mark; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Mark; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Mark; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure.
Vange, Mark; Plumb, Marc; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure including a wireless communication link.
Vange, Mark; Plumb, Marc; Kouts, Michael; Wilson, Glenn Sydney, System and method for implementing application functionality within a network infrastructure including wirelessly coupled devices.
Philbrick, Clive M.; Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Starr, Daryl D., TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., TCP/IP offload network interface device.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., TCP/IP offload network interface device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.