$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for controlling of thermal donor formation in high resistivity CZ silicon 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/00
  • H01L-021/335
  • H01L-021/02
  • H01L-021/8223
  • H01L-021/331
  • H01L-021/8222
  • H01L-021/70
출원번호 US-0082267 (2005-03-17)
발명자 / 주소
  • Binns,Martin J.
  • Falster,Robert J.
  • Libbert,Jeffrey L.
출원인 / 주소
  • MEMC Electronic Materials, Inc.
대리인 / 주소
    Senniger Powers
인용정보 피인용 횟수 : 11  인용 특허 : 56

초록

The present invention is directed to a single crystal Czochralski-type silicon wafer, and a process for the preparation thereof, which has at least a surface layer of high resistivity, the layer having an interstitial oxygen content which renders it incapable of forming thermal donors in an amount s

대표청구항

The invention claimed is: 1. A process for preparing a silicon wafer, the wafer being sliced from a single crystal silicon ingot grown in accordance with the Czochralski method and having a front surface, a back surface, an imaginary central plane approximately equidistant between the front and bac

이 특허에 인용된 특허 (56)

  1. Binns, Martin Jeffrey; Falster, Robert J.; Libbert, Jeffrey L., Control of oxygen precipitate formation in high resistivity CZ silicon.
  2. Wilson Gregory M. ; Rossi Jon A. ; Yang Charles C., Epitaxial silicon wafer with intrinsic gettering.
  3. Wilson, Gregory M.; Rossi, Jon A.; Yang, Charles C., Epitaxial silicon wafer with intrinsic gettering and a method for the preparation thereof.
  4. Kononchuk, Oleg V.; Koveshnikov, Sergei V.; Radzimski, Zbigniew J.; Weaver, Neil A., High resistivity silicon wafer having electrically inactive dopant and method of producing same.
  5. Falster Robert,ITX ; Cornara Marco,ITX ; Gambaro Daniela,ITX ; Olmo Massimiliano,ITX, Ideal Oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor.
  6. Falster Robert,GBX ; Cornara Marco,ITX ; Gambaro Daniela,ITX ; Olmo Massimiliano,ITX, Ideal oxygen precipitating epitaxial silicon wafers and oxygen out-diffusion-less process therefor.
  7. Falster, Robert J.; Cornara, Marco; Gambaro, Daniela; Olmo, Massimiliano, Ideal oxygen precipitating epitaxial silicon wafers and oxygen out-diffusion-less process therefor.
  8. Falster, Robert; Cornara, Marco; Gambaro, Daniela; Olmo, Massimiliano, Ideal oxygen precipitating silicon wafer having an asymmetrical vacancy concentration profile and a process for the preparation thereof.
  9. Falster Robert,ITX ; Cornara Marco,ITX ; Gambaro Daniela,ITX ; Olmo Massimiliano,ITX, Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor.
  10. Falster Robert,ITX ; Cornara Marco,ITX ; Gambaro Daniela,ITX ; Olmo Massimiliano,ITX, Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor.
  11. Falster Robert A.,ITX ; Holzer Joseph C. ; Cornara Marco,ITX ; Gambaro Daniela,ITX ; Olmo Massimiliano,ITX ; Markgraf Steve A. ; Mutti Paolo,ITX ; McQuaid Seamus A. ; Johnson Bayard K., Low defect density, ideal oxygen precipitating silicon.
  12. Hourai Masataka,JPX ; Kajita Eiji,JPX, Manufacturing method for a silicon single crystal wafer.
  13. Hayashi Kenro,JPX ; Takeda Ryuji,JPX ; Chaki Katsuhiro,JPX ; Xin Ping,JPX ; Yoshikawa Jun,JPX ; Saito Hiroyuki,JPX, Manufacturing method of a silicon wafer having a controlled BMD concentration.
  14. Tom Torack ; Michael John Ries, Method and apparatus for forming an epitaxial silicon wafer with a denuded zone.
  15. Nadahara Souichi (Poughkeepsie NY) Yamabe Kikuo (Yokohama JPX) Kobayashi Hideyuki (Yokohama JPX) Terasaka Kunihiro (Tokyo JPX) Yamamoto Akihito (Kanagawa JPX) Yasuhisa Naohiko (Ooita JPX), Method for heat treating a semiconductor substrate to reduce defects.
  16. Satoh Yuhki (Aichi JPX) Furuya Hisashi (Saitama JPX), Method for intrinsic-gettering silicon wafer.
  17. O\Mara William C. (111 Main St. Los Altos CA 94022), Method for making a conductive silicon substrate by heat treatment of oxygenated and lightly doped silicon single crysta.
  18. Wijaranakula Witawat (Vancouver WA), Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth.
  19. Fujikawa Takao,JPX ; Narukawa Yutaka,JPX ; Masuoka Itaru,JPX ; Suzuki Kohei,JPX, Method for processing substrate.
  20. Bischoff Bernard K. (Putnam Valley NY) Patrick William J. (Fishkill NY) Strudwick Thomas H. (Wappingers Falls NY), Method for tailoring oxygen precipitate particle density and distribution silicon wafers.
  21. Yang, Charles Chiun-Chieh; Watkins, Jr., Darrell D., Method for the preparation of an epitaxial silicon wafer with intrinsic gettering.
  22. Horai Masataka (Saga JPX) Adachi Naoshi (Saga JPX) Nishikawa Hideshi (Saga JPX) Sano Masakazu (Saga JPX), Method of annealing a semiconductor wafer in a hydrogen atmosphere to desorb surface contaminants.
  23. Mitani Kiyoshi,JPX ; Yokokawa Isao,JPX, Method of fabricating an SOI wafer.
  24. Yamamoto Kazuhiko (Yokohama JPX) Matsushita Yoshiaki (Tokyo JPX) Kanamori Masaru (Tokyo JPX) Nagasawa Kazutoshi (Yokohama JPX) Yoshihiro Naotsugu (Matsudo JPX) Kishino Seigo (Hachioji JPX), Method of forming nondefective zone in silicon single crystal wafer by two stage-heat treatment.
  25. Nagasawa Kazutoshi (Odawara JPX) Kishino Seigo (Hachioji JPX) Matsushita Yoshiaki (Tokyo JPX) Kanamori Masaru (Tokyo JPX), Method of making fault-free surface zone in semiconductor devices by step-wise heat treating.
  26. Kononchuk, Oleg V.; Koveshnikov, Sergei V.; Radzimski, Zbigniew J.; Weaver, Neil A., Method of producing a high resistivity silicon wafer utilizing heat treatment that occurs during device fabrication.
  27. Wada Kunihiko (Kawasaki JPX), Method of producing a substrate having semiconductor-on-insulator structure with gettering sites.
  28. Goesele Ulrich M. (3008 Eubanks Rd. Durham NC 27707) Lehmann Volker E. (Zweitorstr. 91 D-406 Viersen 1 DEX), Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning.
  29. Park Jae-guen,KRX ; Lee Gon-sub,KRX ; Cho Kyoo-chul,KRX ; Chung Ho-kyoon,KRX, Methods of heat-treating semiconductor wafers.
  30. Kusunoki Shigeru (Hyogo JPX), Multi-layer type semiconductor device with semiconductor element layers stacked in opposite directions and manufacturing.
  31. Robert J. Falster IT, Non-oxygen precipitating czochralski silicon wafers.
  32. Falster Robert (Milan ITX), Precision controlled precipitation of oxygen in silicon.
  33. Falster Robert J.,ITX, Process for preparing an ideal oxygen precipitating silicon wafer.
  34. Kubota Atsuko (Yokohama JPX) Kojima Masakatu (Yokosuka JPX) Tsuchiya Norihiko (Setagaya-Ku JPX) Samata Shuichi (Yokohama JPX) Numano Masanori (Yokohama JPX) Ueno Yoshihiro (Yokohama JPX), Process for producing Semiconductor silicon wafer.
  35. Falster, Robert J., Process for the preparation of an ideal oxygen precipitating silicon wafer having an asymmetrical vacancy concentration profile capable of forming an enhanced denuded zone.
  36. Robert J. Falster IT, Process for the preparation of non-oxygen precipitating Czochralski silicon wafers.
  37. Falster Robert (Milan ITX) Ferrero Giancarlo (Turin MO ITX) Fisher Graham (Chesterfield MO) Olmo Massimiliano (Novara ITX) Pagani Marco (Novara ITX), Process for the preparation of silicon wafers having controlled distribution of oxygen precipitate nucleation centers.
  38. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  39. Abe, Takao; Aihara, Ken; Akiyama, Shoji; Igarashi, Tetsuya; Qu, Weifeng; Hayamizu, Yoshinori; Saito, Shigeru, Production method for silicon wafer and silicon wafer.
  40. Mitani Kiyoshi (Gunma JPX) Katayama Masatake (Gunma JPX) Nakazawa Kazushi (Nagano JPX), SOI substrate and manufacturing method therefor.
  41. Kageyama Mokuji,JPX, Semiconductor device and its manufacturing method.
  42. Kubota Atsuko,JPX ; Kojima Masakatu,JPX ; Tsuchiya Norihiko,JPX ; Samata Shuichi,JPX ; Numano Masanori,JPX ; Ueno Yoshihiro,JPX, Semiconductor silicon wafer and process for producing it.
  43. Inoue Yoko (Yokohama JPX) Samata Shuichi (Yokohama JPX), Semiconductor substrate containing bulk micro-defect.
  44. Imura Makoto (Tokyo JPX) Kusakabe Kenji (Hyogo JPX), Semiconductor substrate having a gettering layer.
  45. Imura Makoto (Tokyo-to JPX) Kusakabe Kenji (Hyogo-ken JPX), Semiconductor substrate having a gettering layer.
  46. Huber Walter (Sunnyvale CA), Semiconductor wafer fabrication with improved control of internal gettering sites using RTA.
  47. Huber Walter (Sunnyvale CA), Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing.
  48. Gardner Mark I. (Cedar Creek TX) Fulford ; Jr. H. Jim (Austin TX) Wristers Derick J. (Austin TX), Semiconductor wafer with enhanced pre-process denudation and process-induced gettering.
  49. Nakato Tatsuo (Vancouver WA) Meyyappan Narayanan (Woburn MA), Shallow SIMOX processing method using molecular ion implantation.
  50. Falster Robert J.,ITX, Silicon on insulator structure from low defect density single crystal silicon.
  51. Park, Jea-gun, Silicon wafers having controlled distribution of defects and slip.
  52. Jea-gun Park KR, Silicon wafers having controlled distribution of defects, and methods of preparing the same.
  53. Falster Robert (Milan ITX) Ferrero Giancarlo (Novara ITX) Fisher Graham (Novara ITX) Olmo Massimiliano (Novara ITX) Pagani Marco (Novara ITX), Silicon wafers having controlled precipitation distribution.
  54. Srikrishnan Kris V., Smart-cut process for the production of thin semiconductor material films.
  55. Tobin, Philip J., Surface denuding of silicon wafer.
  56. Robert J. Falster IT; Martin Jeffrey Binns ; Harold W. Korb, Thermally annealed wafers having improved internal gettering.

이 특허를 인용한 특허 (11)

  1. Schulze, Hans-Joachim; Strack, Helmut; Timme, Hans-Joerg; Winkler, Rainer, Method for producing a semiconductor layer.
  2. Schulze, Hans-Joachim; Strack, Helmut; Timme, Hans-Joerg; Winkler, Rainer, Method for producing a semiconductor layer.
  3. Witte, Dale A.; Libbert, Jeffrey L., Method for the preparation of a multi-layered crystalline structure.
  4. Zhang, Guoqiang; Libbert, Jeffrey L., Method of manufacturing silicon-on-insulator wafers.
  5. Dubois, Sébastien; Enjalbert, Nicolas; Monna, Rémi, Method of processing a semiconductor substrate by thermal activation of light elements.
  6. Jaoude, Fares; Arkiszewski, Roman Zbigniew; Hietala, Alexander Wayne, Over-voltage protection accounting for battery droop.
  7. Jaoude, Fares; Arkiszewski, Roman Zbigniew; Hietala, Alexander Wayne, Over-voltage protection accounting for battery droop.
  8. Senda, Takeshi; Isogai, Hiromichi; Toyoda, Eiji; Araki, Koji; Aoki, Tatsuhiko; Sudo, Haruo; Izunome, Koji; Maeda, Susumu; Kashima, Kazuhiko; Saito, Hiroyuki, Silicon wafer and method for heat-treating silicon wafer.
  9. Itou, Wataru; Nakayama, Takashi; Umeno, Shigeru; Taguchi, Hiroaki; Koike, Yasuo, Silicon wafer and method for producing the same.
  10. Mun, Young Hee; Kim, Kun; Koh, Chung Geun; Pyi, Seung Ho, Silicon wafers and method of fabricating the same.
  11. Jaoude, Fares; Arkiszewski, Roman Zbigniew; Hietala, Alexander Wayne, Utilizing computed battery resistance as a battery-life indicator in a mobile terminal.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로