$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/173
  • G11C-007/00
출원번호 US-0944978 (2004-09-20)
발명자 / 주소
  • Schlacter,Guy
출원인 / 주소
  • KLP International, Ltd.
대리인 / 주소
    Perkins Coie LLP
인용정보 피인용 횟수 : 62  인용 특허 : 98

초록

The embodiments of the present invention relate to the general area of Field Programmable Gate Arrays and, in particular, to Field Programmable Gate Arrays ("FPGAs") comprising memory cells with both volatile and nonvolatile properties, and the control and management of each portion to overcome the

대표청구항

I claim: 1. A field programmable gate array configured to receive power, comprising: a first portion including volatile memory cells, wherein the volatile memory cells require configuration values upon turning on the power; a second portion including nonvolatile memory cells, wherein the nonvolatil

이 특허에 인용된 특허 (98)

  1. Hsu, Fu-Chang; Tsao, Hsing-Ya; Lee, Peter W.; Wong, Mervyn, 3-step write operation nonvolatile semiconductor one-transistor, nor-type flash EEPROM memory cell.
  2. McCollum John L., Antifuse programmed PROM cell.
  3. Warren William L. ; Devine Roderick A. B.,FRX, Apparatus for sensing patterns of electrical field variations across a surface.
  4. Chhor Khushrav S. ; Chang Bo Soon ; Lacey Timothy M., Architecture, circuitry and method for configuring volatile and/or non-volatile memory for programmable logic applications.
  5. Bro William L., Automated and interactive telecommunications system.
  6. McElroy David J. (Houston TX), Avalanche fuse element in programmable memory.
  7. Schmidt Christopher O., Avalanche programmed floating gate memory cell structure with program element in first polysilicon layer.
  8. Logie Stewart G., Avalanche programmed floating gate memory cell structure with program element in polysilicon.
  9. Chwang Ronald J. C. (Beaverton OR), CMOS static memory cell.
  10. Joseph Sher, Circuits and methods for testing memory cells along a periphery of a memory array.
  11. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  12. Rao Kameswara K. ; Voogel Martin L., Decoder for a non-volatile memory array using gate breakdown structure in standard sub 0.35 micron CMOS process.
  13. Leterrier Benoit (Palaiseau FRX), Device comprising means for validating data written in a memory.
  14. Gill Manzur (Rosharon TX), Diffusionless source/drain conductor electrically-erasable, electrically-programmable read-only memory and method for ma.
  15. Leonard Forbes ; Luan C. Tran ; Alan R. Reinberg ; Joseph E. Geusic ; Kie Y. Ahn ; Paul A. Farrar ; Eugene H. Cloud ; David J. McElroy, Dynamic flash memory cells with ultra thin tunnel oxides.
  16. Osman, Fazil I., Dynamic re-programmable PLA.
  17. Mead Carver A. (Pasadena CA) Allen Timothy P. (Palo Alto CA) Faggin Federico (Los Altos Hills CA), Dynamic synapse for neural network.
  18. Hazani Emanuel (1210 Sesame Dr. Sunnyvale CA 94087), EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared betwee.
  19. Duvvury Charvaka ; Amerasekera E. Ajith ; Ramaswamy Sridhar, EOS/ESD protection for high density integrated circuits.
  20. Kobayashi Shinichi,JPX ; Terada Yasushi,JPX ; Miyawaki Yoshikazu,JPX ; Nakayama Takeshi,JPX ; Futatsuya Tomoshi,JPX ; Ajika Natsuo,JPX ; Kunori Yuichi,JPX ; Onoda Hiroshi,JPX ; Fukumoto Atsushi,JPX ;, Electrically programmable and erasable nonvolatile semiconductor memory device and operating method therefor.
  21. Reisinger Hans,DEX ; Franosch Martin,DEX ; Schafer Herbert,DEX ; Stengl Reinhard,DEX ; Lehmann Volker,DEX ; Lange Gerrit,DEX ; Wendt Hermann,DEX, Electrically programmable non-volatile memory cell configuration.
  22. Kato Hideo (Kawasaki JPX) Iwahashi Hiroshi (Yokohama JPX) Asano Masamichi (Tokyo JPX) Narita Akira (Kawasaki JPX) Kikuchi Shinichi (Yokohama JPX), Electrically-erasable/programmable nonvolatile semiconductor memory device.
  23. Hamdy Esmat Z. (Fremont CA) Mohsen Amr M. (Saratoga CA) McCollum John L. (Saratoga CA) Chen Shih-Ou (Fremont CA) Chiang Steve S. (Saratoga CA), Electrically-programmable low-impedance anti-fuse element.
  24. Hamdy Esmat Z. (Fremont CA) Mohsen Amr M. (Saratoga CA) McCullum John L. (Saratoga CA), Electrically-programmable low-impedance anti-fuse element.
  25. Johnson Robert R. (Franklin MI), Electronic matrix arrays and method for making the same.
  26. Basire Dominique (Chailly-En-Biere VT FRX) Bhattacharyya Arup (Essex Junction VT) Howard James K. (Morgan Hill CA) Mollier Pierre (Boissise-Le-Roi-Saint Fargeau Ponthierry FRX), Electronically programmable read only memory.
  27. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  28. Cloutier Jocelyn, FPGA-based processor.
  29. Peng, Jack Zezhong, Field programmable gate array based upon transistor gate oxide breakdown.
  30. Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Noel, Jr., Francis Edward; Rincon, Ann Marie; Strole, Norman Clark, Field programmable network processor and method for customizing a network processor.
  31. Andrei Mihnea ; Paul J. Rudeck ; Chun Chen, Flash memory cell for high efficiency programming.
  32. Logie Stewart G. ; Mehta Sunil D. ; Fong Steven J., Floating gate memory apparatus and method for selected programming thereof.
  33. Schmidt Christopher O. ; Mehta Sunil D., Floating gate memory cell structure with programming mechanism outside the read path.
  34. Mohsen, Amr M.; Crook, Dwight L., Fusible link employing capacitor structure.
  35. Andrews William B. ; Britton Barry K. ; Ngai Kai-Kit ; Powell Gary P. ; Singh Satwant ; Spivak Carolyn W. ; Stuby ; Jr. Richard G., Global signal distribution with reduced routing tracks in an FPGA.
  36. Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
  37. McPherson Roger K. (12707 Murphy Rd. ; Lot 68 Stafford TX 77477), High density VMOS electrically programmable ROM.
  38. Peng, Jack Zezhong; Fong, David, High density semiconductor memory cell and memory array using a single transistor.
  39. Fifield, John A.; Houghton, Russell J.; Tonti, William R., High impedance antifuse.
  40. Rao Kameswara K., High voltage charge pump using standard sub 0.35 micron CMOS process.
  41. Hirotaka Nishizawa JP; Yosuke Yukawa JP; Takashi Totsuka JP, IC card.
  42. Or-Bach Zvi, Integrated circuits which employ look up tables to provide highly efficient logic cells and logic functionalities.
  43. McClure, David C., Integrated volatile and non-volatile memory.
  44. Caywood John M., Low voltage single CMOS electrically erasable read-only memory.
  45. Wada Toshio (Sagamihara JPX) Iwasa Shoichi (Sagamihara JPX), MOS memory device.
  46. Van Buskirk Michael A. (San Jose CA) Briner Michael (San Jose CA), Memory architecture for a three volt flash EEPROM.
  47. Rotier Michael J. (Sunnyvale CA) Huffman William A. (Santa Cruz CA), Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system.
  48. Sharma Umesh (Austin TX) Hayden Jim (Austin TX) Kirsch Howard C. (Austin TX), Method for forming a nonvolatile memory device.
  49. McConnell, David A.; Dasari, Ajithkumar V.; Mason, Martin T., Method for implementing a physical design for a dynamically reconfigurable logic circuit.
  50. Bang David ; Xiang Qi, Method for quantifying ultra-thin dielectric reliability: time dependent dielectric wear-out.
  51. Chiu Te-Long (San Jose CA), Method of fabricating an MOS memory array having electrically-programmable and electrically-erasable storage devices inc.
  52. Mehta Sunil D., Method of fabricating, programming, and erasing a dual pocket two sided program/erase non-volatile memory cell.
  53. Mehta Sunil D., Method of forming a non-volatile memory device.
  54. McPherson Roger K. (Stafford TX), Method of making high density VMOS electrically-programmable ROM.
  55. Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCollum John L. (Saratoga CA), Method of making programmable low impedance interconnect diode element.
  56. Eriguchi Koji (Osaka JPX) Uraoka Yukiharu (Nara JPX), Method of presuming life time of semiconductor device.
  57. Jeung, Seong-ho, Methods of reading and/or writing data to memory devices including virtual ground lines and/ or multiple write circuits and related devices.
  58. Rao Kameswara K. ; Voogel Martin L., Non-volatile memory array using gate breakdown structure.
  59. Rao Kameswara K. ; Voogel Martin L. ; Toutounchi Shahin ; Karp James, Non-volatile memory array using gate breakdown structure in standard sub 0.35 micron CMOS process.
  60. Mehta Sunil D., Non-volatile memory cell having dual avalanche injection elements.
  61. Kawakubo Takashi,JPX ; Abe Kazuhide,JPX ; Takashima Daisaburo,JPX, Non-volatile semiconductor integrated memory device.
  62. Yamada Kouichi,JPX, Non-volatile semiconductor memory device.
  63. Takebuchi Masataka (Yokohama JPX), Nonvolatile semiconductor memory device having tunnel insulating film structure.
  64. Koga Shinichi (Nagasaki JPX), One time programmable read only memory programmed by destruction of insulating layer.
  65. Philippe Candelier FR; Jean-Pierre Schoellkopf FR, One-time programmable memory cell in CMOS technology.
  66. Kawakami Minoru,JPX ; Yano Mitsuhiro,JPX ; Yamashita Yasunori,JPX ; Souno Hidetoshi,JPX, Power semiconductor device and method for manufacturing the same.
  67. Holmberg Scott (Milford MI) Flasck Richard A. (Rochester MI), Programmable cell for use in programmable electronic arrays.
  68. Pileggi, Larry; Schmit, Herman, Programmable gate array based on configurable metal interconnect vias.
  69. Kolze Paige A. ; Apland James A., Programmable integrated circuit having shared programming conductors between columns of logic modules.
  70. El Gamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), Programmable interconnect architecture.
  71. Dharmarajan Kuthanur R. (Sunnyvale CA) El-Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA), Programmable interconnect architecture employing leaky programmable elements.
  72. Gordon Kathryn E. ; Wong Richard J., Programmable interconnect structures and programmable integrated circuits.
  73. Gordon Kathryn E. ; Wong Richard J., Programmable interconnect structures and programmable integrated circuits.
  74. Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
  75. Baxter, Glenn A., Programmable logic device structures in standard cell devices.
  76. Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCullum John L. (Saratoga CA), Programmable low impedance anti-fuse element.
  77. Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCullum John L. (Saratoga CA), Programmable low impedance anti-fuse element.
  78. Leonard Forbes, Programmable low voltage decode circuits with ultra-thin tunnel oxides.
  79. Kolze Paige A., Programming architecture for a programmable integrated circuit employing antifuses.
  80. Kolze Paige A., Programming architecture for a programmable integrated circuit employing antifuses.
  81. Lin, Chaun, Pulse voltage breakdown (VBD) technique for inline gate oxide reliability monitoring.
  82. Rupp Charle R., Reconfigurable computer architecture for use in signal processing applications.
  83. Peng, Jack Zezhong, Reprogrammable non-volatile memory using a breakdown phenomena in an ultra-thin dielectric.
  84. Komatsu Hiroshi,JPX, Semiconductor device and manufacturing method thereof.
  85. Tomoyuki Furuhata JP, Semiconductor device containing MOS elements and method of fabricating the same.
  86. Koike Norio,JPX, Semiconductor device evaluation method, method of controlling the semiconductor device production processes and recording medium.
  87. Agata, Masashi; Takahashi, Kazunari, Semiconductor memory device.
  88. Chern Geeing-Chuan, Single poly non-volatile memory having a PMOS write path and an NMOS read path.
  89. Kuo Clinton C. K. (Austin TX), Single transistor cell for electrically-erasable programmable read-only memory and array thereof.
  90. Kowshik Vikram (Fremont CA), Single-transistor electrically-alterable switch employing fowler nordheim tunneling for program and erase.
  91. Ahn Kie Y. ; Forbes Leonard, Structure and method for dual gate oxide thicknesses.
  92. Ghilardelli Andrea,ITX ; Ghezzi Stefano,ITX ; Commodaro Stefano,ITX ; Maccarrone Marco,ITX, Switching circuit having an output voltage varying between a reference voltage and a negative voltage.
  93. Worley Eugene Robert, Three transistor multi-state dynamic memory cell for embedded CMOS logic applications.
  94. Jung-Cheun Lien ; Sheng Feng ; Eddy C. Huang ; Chung-Yuan Sun ; Tong Liu ; Naihui Liao TW, Tileable field-programmable gate array architecture.
  95. Wei Hon-Sco,TWX ; Lin Yen-Tai,TWX, Triple plate capacitor and method for manufacturing.
  96. Kowshik Vikram (Fremont CA), Two-transistor zero-power electrically-alterable non-volatile latch.
  97. Kwong Dim-Lee (Austin TX) Yoon Giwan (Austin TX) Kim Jonghan (Austin TX) Han Liang-Kai (Austin TX) Yan Jiang (Austin TX), Ultra thin dielectric for electronic devices and method of making same.
  98. Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.

이 특허를 인용한 특허 (62)

  1. Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
  2. Hutchings,Brad; Schmit,Herman; Teig,Steven, Configurable IC with interconnect circuits that have select lines driven by user signals.
  3. Schmit, Herman; Redgrave, Jason, Configurable IC's with large carry chains.
  4. Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
  5. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  6. Schmit, Herman; Caldwell, Andrew; Teig, Steven, Configurable integrated circuit with a 4-to-1 multiplexer.
  7. Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
  8. Voogel, Martin; Teig, Steven; Chanack, Thomas S.; Caldwell, Andrew; Ko, Jung; Chandler, Trevis, Configurable storage elements.
  9. Voogel, Martin; Teig, Steven; Chanack, Thomas S.; Caldwell, Andrew; Ko, Jung; Chandler, Trevis, Configurable storage elements.
  10. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  11. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  12. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  13. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  14. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  15. Tuan, Tim; Rao, Kameswara K.; Conn, Robert O., Disabling unused/inactive resources in an integrated circuit for static power reduction.
  16. Tuan, Tim; Rao, Kameswara K.; Conn, Robert O., Disabling unused/inactive resources in programmable logic devices for static power reduction.
  17. Schmit, Herman; Redgrave, Jason, Embedding memory between tile arrangement of a configurable IC.
  18. Schmit, Herman; Redgrave, Jason, Embedding memory within tile arrangement of an integrated circuit.
  19. Hutchings, Brad; Schmit, Herman; Teig, Steven, Hybrid configurable circuit for a configurable IC.
  20. Hutchings,Brad; Schmit,Herman; Redgrave,Jason, Hybrid logic/interconnect circuit in a configurable IC.
  21. Rahman,Arifur; Kao,Sean W.; Tuan,Tim; Crotty,Patrick J.; Huang,Jinsong Oliver, Implementation of low power standby modes for integrated circuits.
  22. Miller, Marc; Teig, Steven; Hutchings, Brad, Integrated circuit (IC) with primary and secondary networks and device containing such an IC.
  23. Trimberger, Stephen M., Integrated circuit with power gating.
  24. Kawa,Jamil, Leakage power management with NDR isolation devices.
  25. Jenkins, IV,Jesse H., Low power zones for programmable logic devices.
  26. Grant, Matthew A.; Kunst, David J.; Huynh, Steven, Memory structure capable of bit-wise write or overwrite.
  27. Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
  28. Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  29. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
  30. Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
  31. Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
  32. Redgrave, Jason; Hutchings, Brad; Schmit, Herman; Teig, Steven, Method and apparatus for performing shifting in an integrated circuit.
  33. Redgrave, Jason, Method and apparatus for reduced power cell.
  34. Jacobson, Neil G.; Murphy, Matthew T.; Tuan, Tim; Rao, Kameswara K.; Conn, Robert O., Method and mechanism for controlling power consumption of an integrated circuit.
  35. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
  36. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  37. Pugh, Daniel J.; Redgrave, Jason; Caldwell, Andrew, Performing mathematical and logical operations in multiple sub-cycles.
  38. Lesea, Austin H., Power management system for integrated circuits.
  39. Jenkins, IV,Jesse H., Programmable detection of power failure in an integrated circuit.
  40. Tuan,Tim, Programmable low power modes for embedded memory blocks.
  41. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
  42. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  43. Look,Kevin T.; Hart,Michael J.; Tuan,Tim; Rao,Kameswara K.; Conn,Robert O., Regulating unused/inactive resources in programmable logic devices for static power reduction.
  44. Hutchings, Brad; Redgrave, Jason; Khubehandani, Teju; Schmit, Herman; Teig, Steven, Runtime loading of configuration data in a configurable IC.
  45. Takemura, Yasuhiko, Semiconductor device and method of driving semiconductor device.
  46. Takemura, Yasuhiko, Semiconductor device and method of driving semiconductor device.
  47. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  48. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  49. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  50. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  51. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  52. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
  53. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
  54. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
  55. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
  56. Huang, Randy R.; Voogel, Martin; Hu, Jingcao; Teig, Steven, System and method for reducing reconfiguration power.
  57. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of mapping memory blocks in a configurable integrated circuit.
  58. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of providing a memory hierarchy.
  59. Hutchings, Brad L.; Redgrave, Jason; Huang, Dai; Teig, Steven, Trigger circuits and event counters for an IC.
  60. Tuan, Tim; deJong, Jan L.; Rao, Kameswara K.; Conn, Robert O., Tuning programmable logic devices for low-power design implementation.
  61. Hutchings, Brad, Variable width management for a memory of a configurable IC.
  62. Hutchings, Brad, Variable width writing to a memory of an IC.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트