$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of submicron metallization using electrochemical deposition of recesses including a first deposition at a first current density and a second deposition at an increased current density 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/4763
  • H01L-021/02
  • H01L-021/44
출원번호 US-0882664 (2004-07-01)
발명자 / 주소
  • Chen,LinLin
  • Graham,Lyndon W.
  • Ritzdorf,Thomas L.
  • Fulton,Dakin
  • Batz, Jr.,Robert W.
출원인 / 주소
  • Semitool, Inc.
대리인 / 주소
    Perkins Coie LLP
인용정보 피인용 횟수 : 7  인용 특허 : 184

초록

Methods for depositing a metal into a micro-recessed structure in the surface of a microelectronic workpiece are disclosed. The methods are suitable for use in connection with additive free as well as additive containing electroplating solutions. In accordance with one embodiment, the method includ

대표청구항

We claim: 1. A method for depositing a metal into a micro-recessed structure in the surface of a microelectronic workpiece, the method comprising: contacting the surface of the microelectronic workpiece with an electroplating solution in an electroplating cell, the electroplating cell including a c

이 특허에 인용된 특허 (184)

  1. Watson Angus (Bricktown NJ), Acid copper electroplating baths containing brightening and leveling additives.
  2. Martin Sylvia, Alkoxylated dimercaptans as copper additives and de-polarizing additives.
  3. Matsuda Kunihiro (Sagamihara JPX) Mori Hisatoshi (Hachioji JPX), Anodizing apparatus and an anodizing method.
  4. Chen LinLin, Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece.
  5. Chen LinLin, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  6. Canaperi Donald F. (Bridgewater CT) Ruffing Kim H. (Briarcliff Manor NY), Apparatus and method for electroplating pin grid array packaging modules.
  7. Batchelder William T. (San Mateo CA), Apparatus and method for spin coating wafers and the like.
  8. Cheung Robin ; Sinha Ashok ; Tepman Avi ; Carl Dan, Apparatus for electro-chemical deposition with thermal anneal chamber.
  9. Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
  10. Konishi Nobuo (Tokyo JPX) Sekiguchi Kenji (Tokyo JPX), Apparatus for removing process liquid.
  11. Kunze-Concewitz Horst (Wiernsheim DEX) Muller-Uri Hans (Muhlacker DEX), Apparatus for treating wafers in the manufacture of semiconductor elements.
  12. Kozai ; Teruo ; Ohara ; Shigeharu ; Suzuki ; Hiroshi ; Yanagihara ; Shin go, Apparatus for washing semiconductor wafers.
  13. Rao Srinivas T. (Kendall Park NJ) Hawrylo Frank Z. (Hamilton Township ; Mercer County NJ), Bonding pads for semiconductor devices.
  14. Hanson Kyle M. ; Haugan K. Chris ; Coyle Kevin W. ; Doolittle James ; Berner Robert W., Cathode current control system for a wafer electroplating apparatus.
  15. Prusak John J. (Indianapolis IN), Cathode head.
  16. Buchwalter Leena P. ; Callegari Alessandro Cesare ; Cohen Stephan Alan ; Graham Teresita Ordonez ; Hummel John P. ; Jahnes Christopher V. ; Purushothaman Sampath ; Saenger Katherine Lynn ; Shaw Jane , Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
  17. Patel Gordhanbai N. (133 Walnut Ave. Somerset NJ 08873) Bolikal Durgadas (817-A ; Donaldson St. Highland Park NJ 08904) Patel Hemant H. (4804 Hana Rd. Edison NJ 08817), Chromic acid free etching of polymers for electroless plating.
  18. Sago Hiroyoshi (Kanagawa JPX) Fujiyama Shigemi (Kanagawa JPX) Kudo Katsuhiko (Kanagawa JPX) Kumazawa Hirotsugu (Kanagawa JPX), Cleaning device for cleaning planar workpiece.
  19. Parodi Michael L. (Alamo CA) Biche Michael R. (Union City CA) Anderson H. Alexander (Santa Cruz CA) Lurye Alexander (Fremont CA), Clustered photolithography system.
  20. Armstrong Keith H. ; Kemp Kevin G. ; Liang Faqiu (Frank) ; Ramanan Natarajan, Combination bake/chill apparatus incorporating low thermal mass, thermally conductive bakeplate.
  21. DuRocher ; Gideon A., Combination insulating sleeve and electrical contact member for electro-plating rack.
  22. Combs Daniel J. (Sterling Heights MI), Composition and method for electrodeposition of copper.
  23. Holtzman Abrahm M. (Bat Yam ILX) Relis Joseph (Ramat Gan ILX), Composition for the electrolytic coating of circuit boards without an electroless metal coating.
  24. Simile-Gravina Nicolina C.,CAX ; Rodenhiser Lesley S.,CAX ; Podheiser Alissa F.,CAX, Convertible package dispenser.
  25. Ding Peijun ; Chiang Tony ; Hashim Imran ; Sun Bingxi ; Chin Barry, Copper alloy seed layer for copper metallization in an integrated circuit.
  26. McTeer Allen, Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with c.
  27. Robinson Karl ; Taylor Ted, Copper electroless deposition on a titanium-containing surface.
  28. Mahmoud Issa S. (Austin TX), Copper plating bath and process for difficult to plate metals.
  29. Ushikoshi Ryusuke (Handa JPX) Nobori Kazuhiro (Haguri JPX) Niori Yusuke (Nagoya JPX) Umemoto Koichi (Toyota JPX) Kobayashi Hiromichi (Yokkaichi JPX) Honda Toshihiko (Nagoya JPX) Kawabata Kenji (Toyon, Corrosion-resistant member for chemical apparatus using halogen series corrosive gas.
  30. Kumar Nalin (Austin TX), Diffusion barrier for copper features.
  31. Rattan William D. (San Jose CA) Walwyn Craig M. (San Jose CA), Disc cleaning machine.
  32. Chen Liang-Yuh ; Tao Rong ; Guo Ted ; Mosely Roderick Craig, Dual damascene metallization.
  33. Brewer James M. (Austin TX), Edge bead removal process for spin on films.
  34. Landau Uziel ; D'Urso John J. ; Rear David B., Electro deposition chemistry.
  35. DiFranco Dino F. (Mayfield Village OH) Chiang Shiuh-kao (Solon OH) Hasegawa Craig J. (Willoughby OH), Electrodeposited copper foil and process for making same.
  36. Poris Jaime, Electrodeposition apparatus with virtual anode.
  37. Mayer Linda J. (Denville NJ) Barbieri Stephen C. (Rutherford NJ), Electrodeposition of bright copper.
  38. Creutz ; deceased ; Hans-Gerhard ; Herr ; Roy W., Electrodeposition of copper.
  39. Black Jimmy C. (Palm Bay FL) Roberts Bruce E. (Palm Bay FL) Matlock Dyer A. (Melbourne FL), Electrodeposition of submicrometer metallic interconnect for integrated circuits.
  40. Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
  41. Kukanskis Peter E. (Watertown CT) Grunwald John J. (New Haven CT) Ferrier Donald R. (Thomaston CT) Sawoska David A. (Woodbury CT), Electroless copper deposition solution using a hypophosphite reducing agent.
  42. Herr Roy W. (Troy MI), Electrolyte and method for electrodepositing bright metal deposits.
  43. Uzoh Cyprian E. ; Boettcher Steven H. ; DeHaven Patrick W. ; Parks Christopher C. ; Simon Andrew H., Electromigration-resistant copper microstructure and process of making.
  44. Johnston Samuel J. B. (Ashford GB2), Electroplating arrangements.
  45. Eckles, William E., Electroplating baths, additives therefor and methods for the electrodeposition of metals.
  46. Yee Ian Y. K. (Austin TX) Wehrly ; Jr. James D. (Austin TX), Electroplating method.
  47. Goldberg Robert L. (Sharon MA), Electroplating process.
  48. Gulla Michael (Millis MA) Foust Donald F. (Scotia NY) Philipose George K. (Waltham MA), Electroplating process.
  49. Drummond Geoffrey N. ; Scholl Richard A., Enhanced reactive DC sputtering system.
  50. Teong Su-Ping (Singapore SGX), Etch stop for copper damascene process.
  51. Hahne Ellen L. (Westfield NJ) Maxemchuk Nicholas F. (Mountainside NJ), Fair access of multi-priority traffic to distributed-queue dual-bus networks.
  52. Martin Sylvia (Shelby Township ; Macomb County MI), Functional fluid additives for acid copper electroplating baths.
  53. Tsai Wen-Jye,TWX ; Tsai Ming-Hsing,TWX, Gap filling by two-step plating.
  54. Lane Richard H. (Hillsboro OR) Ebel Timothy M. (Aloha OR), Gold interconnect with sidewall-spacers.
  55. Chizinsky George (143 West St. Beverly Farms MA 01915), Heated plate rapid thermal processor.
  56. Young Douglas W. ; Bolandi Hooman ; Schaper Charles D., Heater for use in substrate processing.
  57. Kawamura Hideki,JPX ; Yamamoto Hirochika,JPX ; Nishikawa Yukinobu,JPX, Heating and cooling apparatus for reaction chamber.
  58. Crank Sue E. (Coppell TX), Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer.
  59. Ting Chiu H. ; Holtkamp William H., Integrated vacuum and plating cluster system.
  60. Simpson Cindy Reidsema, Interconnect structure in a semiconductor device and method of formation.
  61. Borrione Pierluigi A. V. (Milan ITX) Marzupio Maurizio (Capriate San Gervasio MI ITX) Morris Gregory J. E. (Midland MI), Jumper switch means.
  62. Knoot Peter A., Low temperature control of rapid thermal processes.
  63. Chen Liang-Yuh ; Mosely Roderick Craig ; Chen Fusen ; Tao Rong ; Guo Ted, Low temperature integrated via and trench fill process and apparatus.
  64. Foster Derrick W. ; van der Jeugd Cornelius A. ; Wengert John F., Low-mass susceptor.
  65. Beetz ; Jr. Charles P. ; Steinbeck John ; Boerstler Robert W. ; Winn David R., Magnetic memory having shape anisotropic magnetic elements.
  66. Tietz James V. ; Bierman Benjamin, Magnetically-levitated rotor system for an RTP chamber.
  67. Muramoto Yutaka (Fujinomiya JPX) Kobayashi Susumu (Fujinomiya JPX) Ishizaka Hideo (Fujinomiya JPX), Measuring apparatus, method of manufacture thereof, and method of writing data into same.
  68. Gardner Donald S., Metal alloy interconnections for integrated circuits.
  69. Schuster Virgil E. (Scottsdale) Asher ; Sr. Reginald K. (Scottsdale) Patel Bhagubhai D. (Tempe AZ), Method and apparatus for adjusting plating solution flow characteristics at substrate cathode periphery to minimize edge.
  70. Shortes Samuel R. (Plano TX) Millis Edwin Graham (Dallas TX), Method and apparatus for cleaning the surface of a semiconductor slice with a liquid spray of de-ionized water.
  71. Bunkofske Raymond James, Method and apparatus for coating a semiconductor wafer.
  72. Bahl Suneet, Method and apparatus for enhancing the efficiency of radiant energy sources used in rapid thermal processing of substrates by energy reflection.
  73. Peuse Bruce W. (San Carlos CA) Miner Gary E. (Newark CA) Yam Mark (San Jose CA), Method and apparatus for measuring substrate temperatures.
  74. Goolsby Peter G. (Phoenix AZ) Ramirez Dan R. (Chandler AZ) Lai Lei P. (Glendale AZ), Method and apparatus for plating metals.
  75. Asami Hiroshi (Otsu JA) Kaji Masao (Otsu JA), Method and apparatus for plating under constant current density.
  76. Robert A. Weaver ; Paul R. McHugh ; Gregory J. Wilson, Method and apparatus for processing a microelectronic workpiece including an apparatus and method for executing a processing step at an elevated temperature.
  77. Atwater Harry A. ; Brain Ruth A. ; Barmatz Martin B., Method and apparatus for selectively annealing heterostructures using microwave.
  78. Ameen Thomas J. (Mentor OH) DeWitt Robert D. (Highland Heights OH) Peckham Peter (Painesville OH) Haines Ronald K. (Mentor OH) Bay Adam G. (Chesterland OH), Method and apparatus for sequentially metalized polymeric films and products made thereby.
  79. Quazi Fazle S. (Boulder CO), Method and apparatus for sputtering a dielectric target or for reactive sputtering.
  80. Tisdale Stephen L. (Vestal NY) Viehbeck Alfred (Stormville NY), Method for conditioning a substrate for subsequent electroless metal deposition.
  81. Chen Linlin, Method for electrolytically depositing copper on a semiconductor workpiece.
  82. Dubin Valery ; Ting Chiu, Method for fabricating copper-aluminum metallization.
  83. Ameen Thomas J. (Mentor OH) DeWitt Robert D. (Highland Heights OH) Peckham Peter (Painesville OH) Haines Ronald K. (Mentor OH) Bay Adam G. (Chesterland OH), Method for forming printed circuits.
  84. Shinriki Hiroshi (Chiba JPX) Kaizuka Takeshi (Chiba JPX) Takeyasu Nobuyuki (Chiba JPX) Ohta Tomohiro (Chiba JPX) Kondoh Eiichi (Chiba JPX) Yamamoto Hiroshi (Chiyoda-ku JPX) Katagiri Tomoharu (Chiyoda, Method for making metal interconnection with chlorine plasma etch.
  85. Ohmura Kaoru (Fuji JPX) Koyama Ryohei (Fuji JPX) Kimura Takeo (Fuji JPX), Method for manufacturing a fine-patterned thick film conductor structure.
  86. Konuma Toshimitsu,JPX ; Sugawara Akira,JPX ; Tsuji Takahiro,JPX, Method for producing a transistor using anodic oxidation.
  87. Nogami Takeshi ; Chan Simon, Method for reducing electromigration in a copper interconnect.
  88. Dubin Valery ; Nogami Takeshi, Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate.
  89. Thompson Raymon F. (Kalispell MT) Gordon Robert W. (Seattle WA) Durado Daniel (Kalispell MT), Method for single wafer processing in which a semiconductor wafer is contacted with a fluid.
  90. Konicek Jiri K. (Lund SW), Method for the production of material for printed circuits.
  91. Polichette Joseph (South Farmingdale NY) Leech Edward J. (Oyster Bay NY), Method for the production of radiant energy imaged printed circuit boards.
  92. Venkatraman Ramnath (Austin TX), Method of alloying an interconnect structure with copper.
  93. Kazama Kouichi (Yamanashi-ken JPX) Komino Mitsuaki (Tokyo JPX) Ishikawa Kenji (Sagamihara JPX) Ueda Yoichi (Yokohama JPX), Method of controlling temperature of susceptor.
  94. Raaijmakers Ivo, Method of cooling wafers.
  95. Frisby C. Richard (Strongsville OH), Method of copper plating gravure rolls.
  96. Weaver Charles A. (Indianapolis IN), Method of electroplating a conductive layer over an electrolytic capacitor.
  97. Mullarkey Edward J. (5501 Seminary Rd. ; No. 1404 S. Falls Church VA 22041), Method of electroplating a precious metal on a semiconductor device, integrated circuit or the like.
  98. Glezen John H. ; Naseem Hameed A. ; Brown William D. ; Schaper Leonard W. ; Malshe Ajay P., Method of electroplating a substrate, and products made thereby.
  99. Matsunami Takashi,JPX ; Ikeda Masahiko,JPX ; Oka Hiroyuki,JPX, Method of electroplating non-conductive materials.
  100. Reid Jonathan D. ; Contolini Robert J. ; Opocensky Edward C. ; Patton Evan E. ; Broadbent Eliot K., Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer.
  101. Cole ; Jr. Herbert Stanley ; Daum Wolfgang, Method of fabricating metallized vias with steep walls.
  102. Woo Christy Mei-Chu ; Brown Dirk ; Joo Young-Chang ; Hashim Imran, Method of forming a void free copper interconnects.
  103. Venkatraman Ramnath ; Weitzman Elizabeth J. ; Fiordalice Robert W., Method of forming an interconnect structure.
  104. Koyama Toshinori,JPX, Method of forming conductor pattern on wiring board.
  105. Nakasaki Yasushi (Yokohama JPX), Method of manufacturing a semiconductor device with a copper wiring layer.
  106. Nomura Takuji (Otsu JPX) Watanabe Hiroshi (Sagamihara JPX), Method of plating a bonded magnet and a bonded magnet carrying a metal coating.
  107. Liu Chung-Shi,TWX ; Yu Chen-Hua Douglas,TWX ; Lai Jane-Bai,TWX ; Chen Lih-Juann,TWX, Method to improve adhesion between copper and titanium nitride, for copper interconnect structures, via the use of an ion implantation procedure.
  108. Woodruff Daniel J. ; Hanson Kyle M. ; Oberlitner Thomas H. ; Chen LinLin ; Pedersen John M. ; Zila Vladimir,CAX, Methods and apparatus for processing the surface of a microelectronic workpiece.
  109. Mu Xiao-Chun (Saratoga CA) Sivaram Srinivasan (San Jose CA) Gardner Donald S. (Mountain View CA) Fraser David B. (Danville CA), Methods of forming an interconnect on a semiconductor substrate.
  110. Raistrick Ian D. (Menlo Park CA) Poris Jaime (Portola Valley CA) Huggins Robert A. (Stanford CA granted to U.S. Department of Energy under the provisions of 42 U.S.C. 2182), Molten salt lithium cells.
  111. Raistrick Ian D. (Menlo Park CA) Poris Jaime (Portola Valley CA) Huggins Robert A. (Stanford CA), Molten salt lithium cells.
  112. Maydan Dan (Los Altos Hills CA) Somekh Sasson (Redwood City CA) Wang David N. (Cupertino CA) Cheng David (San Jose CA) Toshima Masato (San Jose CA) Harari Isaac (Mountain View CA) Hoppe Peter D. (Sun, Multi-chamber integrated process system.
  113. Bergman Eric J. (Kalispell MT) Reardon Timothy J. (Kalispell MT) Thompson Raymon F. (Lakeside MT) Owczarz Aleksander (Kalispell MT), Multi-station semiconductor processor with volatilization.
  114. Moslehi Mehrdad M. ; Lee Yong Jin ; Kermani Ahmad ; Messner William J., Multi-zone illuminator for rapid thermal processing.
  115. Nee Chin-Cheng (27 Doris Rd. Framingham MA 01701) Weil Rolf (47 Carteret St. West Orange NJ 07052), Multilayer pulsed-current electrodeposition process.
  116. Arbach Gary V. (Mahopac NY) O\Toole Terrence R. (Hopewell Junction NY) Viehbeck Alfred (Stormville NY), Multilayer structures of different electroactive materials and methods of fabrication thereof.
  117. Aboelfotoh Mohamed Osama ; Krusin-Elbaum Lia ; Sun Yuan-Chen, Multilevel electronic structures containing copper layer and copper-semiconductor layers.
  118. Schaper Charles D. ; El-Awady Khalid A. ; Kailath Thomas, Multizone bake/chill thermal cycling module.
  119. Chan Lap ; Yap Kuan Pei,MYX ; Tee Kheng Chok,MYX ; Ip Flora S.,SGX ; Loh Wye Boon,MYX, Passivation of copper interconnect surfaces with a passivating metal layer.
  120. Tagaya Atsushi (Kumagaya JPX), Permanent magnet of rare-earth-element/transition-metal system having improved corrosion resistance and manufacturing me.
  121. Artieri Alain (Meylan FRX), Picture processing system.
  122. Ting Chiu ; Dubin Valery, Plated copper interconnect structure.
  123. Reynolds H. Vincent, Plating cell with horizontal product load mechanism.
  124. Ishida Hirofumi (Kanagawa JPX), Plating device for wafer.
  125. Poris Jaime (Los Gatos CA), Precision weighing to monitor the thickness and uniformity of deposited or etched thin film.
  126. Sellers Jeff C. (Palmyra NY), Preferential sputtering of insulators from conductive targets.
  127. Luce Betty M. (Willowick OH) Berdan Betty L. (Willowick OH), Process and apparatus for electroplating copper foil.
  128. Blackwell Kim J. (Owego NY) Matienzo Luis J. (Endicott NY) Knoll Allan R. (Endicott NY), Process for creating organic polymeric substrate with copper.
  129. Makkaev Almaxud M. (ulitsa Zolotodolinskaya ; 29 ; kv. 308 Novosibirsk SUX) Lomovsky Oleg I. (ulitsa Ostrovskogo ; 101a ; kv. 22 Berdsk Novosibirskoi oblasti SUX) Mikhailov Jury I. (ulitsa Maltseva ;, Process for electrochemical metallization of dielectrics.
  130. Li Jian (Ithaca NY) Colgan Evan (Suffern NY) Mayer James W. (Ithaca NY), Process for fabricating copper interconnects in ultra large scale integrated (ULSI) circuits.
  131. Zhang Jiming ; Denning Dean J., Process for forming a semiconductor device.
  132. Gelatos Avgerinos V. (Austin TX) Fiordalice Robert W. (Austin TX), Process for forming copper interconnect structure.
  133. Anderson, Jr., Herbert R.; Araps, Constance J.; Lotsko, Catherine A., Process for forming metal patterns wherein metal is deposited on a thermally depolymerizable polymer and selectively removed.
  134. O\Connor Loretta J. (Westford VT) Previti-Kelly Rosemary A. (Richmond VT) Reen Thomas J. (Essex Junction VT), Process for metallized vias in polyimide.
  135. Gilton Terry L. (Boise ID) Tuttle Mark E. (Boise ID) Cathey David A (Boise ID), Process for metallizing integrated circuits with electrolytically-deposited copper.
  136. Carey David H. (Austin TX) Burger David J. (St. Paul MN), Process for producing electrical circuits with precision surface features.
  137. Gross Michal Edith ; Lingk Christoph, Process for semiconductor device fabrication having copper interconnects.
  138. Nakakoji Hisatada (Chiba JPX) Nakajima Seiji (Chiba JPX) Gomi Shuji (Chiba JPX) Morito Nobuyuki (Chiba JPX), Process for the manufacture of tinplate using a fused tin chloride electroplating bath.
  139. Miles Ronald C. (Cleveland TN) Carpenter Larry D. (Cleveland TN), Process for the preparation of low overvoltage electrodes.
  140. Aigo Seiichiro (3-15-13 ; Negishi ; Daito-ku Tokyo JPX), Process for washing and drying a semiconductor element.
  141. DeHaven Patrick W. ; Goldsmith Charles C. ; Hurd ; deceased Jeffrey L. ; Kaja Suryanarayana ; Legere Michele S. ; Perfecto Eric D., Process of controlling grain growth in metal films.
  142. Peeters Joris Antonia Franciscus,BEX ; Vandam Louis Joseph,BEX ; Allaert Koenraad Juliaan Georges,BEX ; Ackaert Ann Marie,BEX ; Van Calster Andre Michel,BEX ; Vereeken Maria Eugenie Andre,BEX ; Zhang, Process to create metallic stand-offs on an electronic circuit.
  143. Anderson Roger N. (San Jose CA), Profiled substrate heating.
  144. Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
  145. Dubin Valery ; Ting Chiu ; Cheung Robin W., Pulse electroplating copper or copper alloys.
  146. Herko Joseph Michael (Boca Raton FL) Joyce James Maurice (Boca Raton FL), Pulse width modulated voltage regulator-converter/power converter having push-push regulator-converter means.
  147. Gronet Christian M. (Palo Alto CA) Gibbons James F. (Palo Alto CA), Rapid thermal heating apparatus and method.
  148. Subrahmanyan Suchitra ; Chen Liang-Yuh ; Mosely Roderick Craig, Reactive preclean prior to metallization for sub-quarter micron application.
  149. Cuthbert John D. (Bethlehem PA) Soos Nicholas A. (Lower Macungie Township ; Lehigh County PA), Removal of coating from periphery of a semiconductor wafer.
  150. Early Stephen R. (Beaverton OR) Grogan Daniel (Portland OR), Rhodium capped gold IC metallization.
  151. Zhao Bin (Austin TX) Vasudev Prahalad K. (Austin TX) Dubin Valery M. (Cupertino CA) Shacham-Diamand Yosef (Ithaca NY) Ting Chiu H. (Saratoga CA), Selective electroless copper deposited interconnect plugs for ULSI applications.
  152. Poris Jaime (409 Capitola Ave. Capitola CA 95010), Selective metal electrodeposition process.
  153. Poris Jaime (21955 Bear Creek Way Los Gatos CA 95030), Selective metal electrodeposition process and apparatus.
  154. Ahmad Umar M. (Hopewell Junction NY) Berger Daniel G. (Poughkeepsie NY) Kumar Ananda (Hopewell Junction NY) LaMaire Susan J. (Yorktown Heights NY) Prasad Keshav B. (New Paltz NY) Ray Sudipta K. (Wapp, Selective plating method for forming integral via and wiring layers.
  155. Allen Landon K. (Sunnyvale CA), Selective removal of coating material on a coated substrate.
  156. Li Jian (Ithaca NY) Mayer James W. (Phoenix AZ) Colgan Evan G. (Suffern NY) Gambino Jeffrey P. (Gaylordsville CT), Self-aligned process for capping copper lines.
  157. Stone W. Porter (Walpole NH), Self-calibrating thermometer.
  158. IIjima Tadashi,JPX ; Ono Hisako,JPX ; Ushiku Yukihiro,JPX ; Nishiyama Akira,NLX ; Nakasa Naomi,JPX, Semiconductor device and method of manufacturing the same.
  159. Ritzdorf Thomas L. ; Turner Jeffrey I. ; Graham Lyndon W., Semiconductor plating bowl and method using anode shield.
  160. Wong Chi W. (Kowloon HKX), Shield for plating bath.
  161. Thompson Raymon F. (Kalispell MT) Gordon Robert W. (Seattle WA) Durado Daniel (Kalispell MT), Single wafer processor.
  162. Thompson Raymon F. (Kalispell MT) Owczarz Aleksander (Kalispell MT), Single wafer processor with a frame.
  163. Sato ; Masamichi ; Fujii ; Itsuo, Spin coating process.
  164. Chiang Tony ; Ding Peijun ; Chin Barry ; Hashim Imran ; Sun Bingxi, Sputter deposition and annealing of copper alloy metallization.
  165. Sandhu Gurtej S. (Boise ID) Kim Sung C. (Boise ID) Kubista David J. (Nampa ID), Sputtering with collinator cleaning within the sputtering chamber.
  166. Leibovitz Jacques (San Jose CA) Cobarruviaz Maria L. (Cupertino CA) Scholz Kenneth D. (Palo Alto CA) Chao Clinton C. (Redwood City CA), Stacked solid via formation in integrated circuit systems.
  167. Leibovitz Jacques (San Jose CA) Cobarruviaz Maria L. (Cupertino CA) Scholz Kenneth D. (Palo Alto CA) Chao Clinton C. (Redwood City CA), Stacked solid via formation in integrated circuit systems.
  168. Woo Christy Mei-Chu ; Joo Young-Chang, Storage-annealing plated CU interconnects.
  169. Ding Peijun ; Hashim Imran ; Chin Barry L., Structure and method for improving low temperature copper reflow in semiconductor features.
  170. Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
  171. Davis Shawn D., Substrate coating apparatus.
  172. Matsunaga Minobu (Kyoto JPX) Mizohata Yasuhiro (Kyoto JPX), Substrate cooling device and substrate heat-treating apparatus.
  173. Mayur Abhilash ; Stern Lewis A. ; White Anthony, Substrate support for a thermal processing chamber.
  174. Hayashida Ichiro (Kawagoe JPX) Kakizawa Masahiko (Kawagoe JPX) Umekita Kenichi (Kawagoe JPX) Nawa Hiroyoshi (Kawagoe JPX) Muraoka Hisashi (Yokohama JPX), Surface treating cleaning method.
  175. Tuchida Junichi (Kanagawa JPX) Takamatsu Toshiyuki (Chiba JPX), Surface treatment method and apparatus for a semiconductor wafer.
  176. Cabral ; Jr. Cyril (Ossining NY) Colgan Evan George (Suffern NY) Grill Alfred (White Plains NY), Thin film multi-layer oxygen diffusion barrier consisting of aluminum on refractory metal.
  177. Michiya Arakawa (Nagoya JPX) Toshikatsu Takada (Nagoya JPX), Thin-film condenser.
  178. Shimauchi Hidenori (Takatsuki JPX) Suzuki Keijiro (Tokyo JPX), Tin whisker-free tin or tin alloy plated article and coating technique thereof.
  179. Komino Mitsuaki (Tokyo JPX), Treatment apparatus control method.
  180. Carey David H. (Austin TX), Trenching techniques for forming vias and channels in multilayer electrical interconnects.
  181. Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
  182. Shieh Chan-Long (Paradise Valley AZ) Lungo John (Mesa AZ) Lebby Michael S. (Apache Junction AZ), VCSEL with an intergrated heat sink and method of making.
  183. Powell Walter W. (Peculiar MO) Seifert Gary A. (Lee\s Summit MO), Vacuum-type article holder and methods of supportively retaining articles.
  184. Getchel Paul A. ; Cole ; Sr. Kenneth M. ; Lyden Henry A., Workpiece chuck.

이 특허를 인용한 특허 (7)

  1. Jayaraju, Nagarajan; Barstad, Leon R.; Najjar, Elie H., Filling through-holes.
  2. Yang, Chih-Chao; Horak, David V.; Koburger, III, Charles W.; Ponoth, Shom, Hybrid copper interconnect structure and method of fabricating same.
  3. Yang, Chih-Chao; Horak, David V.; Koburger, III, Charles W.; Ponoth, Shom, Hybrid copper interconnect structure and method of fabricating same.
  4. Yang, Chih-Chao; Hu, Chao-Kun, Metallic capped interconnect structure with high electromigration resistance and low resistivity.
  5. Yoshida, Nobuyuki, Method for manufacturing multilayer wiring substrate.
  6. Murray, Conal E.; Yang, Chih-Chao, Semiconductor device interconnect structures formed by metal reflow process.
  7. Murray, Conal E.; Yang, Chih-Chao, Semiconductor device interconnect structures formed by metal reflow process.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로