$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Flexible dielectric electronic substrate and method for making same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-001/02
출원번호 US-0774882 (2004-02-09)
발명자 / 주소
  • Chung,Kevin Kwong Tai
출원인 / 주소
  • Amerasia International Technology, Inc.
대리인 / 주소
    Dann, Dorfman, Herrell and Skillman, P.C.
인용정보 피인용 횟수 : 13  인용 특허 : 41

초록

A molecularly flexible dielectric electronic substrate for receiving an electronic device has a modulus of elasticity less tan about 500,000 psi. The molecularly flexible dielectric substrate comprises one or more sheets or layers of a molecularly flexible dielectric adhesive having a modulus of ela

대표청구항

What is claimed is: 1. A molecularly flexible dielectric electronic substrate having a modulus of elasticity less than about 500,000 psi, said molecularly flexible dielectric electronic substrate comprising: a first layer of molecularly flexible dielectric adhesive having a modulus of elasticity le

이 특허에 인용된 특허 (41)

  1. Wang Dong D. (Gifu JPX) Asai Motoo (Gifu JPX), Adhesives, adhesive layers for electroless plating and printed circuit boards.
  2. Bernier William Emmett ; Gaynes Michael Anthony ; Memis Irving ; Shaukatuallah Hussain, Attaching heat sinks directly to flip chips and ceramic chip carriers.
  3. Shinada Eiichi,JPX ; Kanno Masao,JPX ; Shimayama Yuuichi,JPX ; Tsuru Yoshiyuki,JPX ; Horiuchi Takeshi,JPX, Circuit boards using heat resistant resin for adhesive layers.
  4. Distefano Thomas H. ; Karavakis Konstantine ; Mitchell Craig ; Smith John W., Compliant integrated circuit package and method of fabricating the same.
  5. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Component for connecting a semiconductor chip to a substrate.
  6. Bernardoni Lonnie L. (Coral Springs FL) Zollo James A. (Coral Springs FL) Thompson Kenneth R. (Sunrise FL), Electronic component assembly.
  7. Brodsky William Louis ; Kehley Glenn Lee ; Myrto Glenn Edward ; Sherman John Henry, Flexible circuitized interposer with apertured member and method for making same.
  8. Hodges Marvin P. (1565 Shadowglen Ct. Westlake Village CA 91361), Flexible controllable optical surface and method of making the same.
  9. Davies Bill Tempest,CAX ; Harris Mark Roy,CAX, Flexible integrated circuit package.
  10. Olson William L. (Lindenhurst IL) Currier David W. (Algonquin IL) Klosowiak Tomasz L. (Glenview IL) Fulcher Mark (Hanover Park IL), Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape.
  11. Tai King L. (Berkeley Heights NJ) Thomson ; Jr. John (Spring Lake NJ), Integrated circuit package and compact assemblies thereof.
  12. Kimura Yukihiro (Aichi JPX) Miyawaki Nobuhiko (Aichi JPX) Kuroda Masao (Aichi JPX), Integrated circuit package and process for producing same.
  13. Peterson William M. (Tempe AZ), Integrated circuit stackable package.
  14. Culnane Thomas Moran (Lanesboro PA) Gaynes Michael Anthony (Vestal NY) Seto Ping Kwong (Endicott NY) Shaukatullah Hussain (Endwell NY), Method for attaching heat sinks directly to chip carrier modules using flexible-epoxy.
  15. Mostafazadeh Shahram ; Smith Joseph O., Method for connecting packages of a stacked ball grid array structure.
  16. Jacobs Scott L. (Apex NC), Method of making a extended integration semiconductor structure.
  17. DiStefano Thomas H. (Bronxville NY) Ehrenberg Scott G. (Fishkill NY) Khandros Igor Y. (Peekskill NY), Method of making a multi-layer circuit assembly.
  18. DiStefano Thomas H. ; Karavakis Gus ; Kovac Zlata ; Mitchell Craig, Method of mounting a connection component on a semiconductor chip with adhesives.
  19. Khandros Igor Y. ; DiStefano Thomas H., Methods of making semiconductor chip assemblies.
  20. Khandros Igor Y. ; Distefano Thomas H., Methods of making semiconductor chip assemblies.
  21. Distefano Thomas H. ; Smith ; Jr. John W., Microelectronics unit mounting with multiple lead bonding.
  22. DiStefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Grube Gary W. (Monroe NY), Multi-Layer circuit construction method and structure.
  23. DiStefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Grube Gary W. (Monroe NY), Multi-layer circuit construction methods and structures with customization features and components for use therein.
  24. DiStefano Thomas H. (Bronxville NY) Ehrenberg Scott G. (Fishkill NY) Khandros Igor Y. (Peekskill NY), Multi-layer circuit structures, methods of making same and components for use therein.
  25. Eng Kian Teng,SGX ; Goh Jing Sua,SGX, Multiple chip module apparatus having dual sided substrate.
  26. Raab Kurt ; Pickett Thomas ; Di Stefano Thomas H., Multiple part compliant interface for packaging of a semiconductor chip and method therefor.
  27. McMahon John F. (Phoenix AZ), Ra-tab array bump tab tape based I.C. package.
  28. Karavakis Konstantine ; Fjelstad Joseph, Semiconductor assemblies with reinforced peripheral regions.
  29. Chu Edwin (Cupertino CA) Lai Hu-Kong (San Jose CA), Semiconductor board providing high signal pin utilization.
  30. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
  31. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  32. DiStefano Thomas H. (Los Gatos CA) Karavakis Gus (Coram NY) Kovac Zlata (Los Gatos CA) Mitchell Craig (San Jose CA), Semiconductor chip connection components with adhesives and methods for bonding to the chip.
  33. Yamaji Yasuhiro (Kawasaki JPX), Semiconductor device.
  34. Fujisawa Tetsuya,JPX ; Sato Mitsutaka,JPX ; Kasai Junichi,JPX ; Mizukoshi Masataka,JPX ; Otokita Kosuke,JPX ; Yoshimura Hiroshi,JPX ; Hayashida Katsuhiro,JPX ; Takashima Akira,JPX ; Ishiguri Masahiko, Semiconductor device and semiconductor device unit for a stack arrangement.
  35. Yamamoto Kazunori,JPX ; Shimada Yasushi,JPX ; Kumashiro Yasushi,JPX ; Inada Teiichi,JPX ; Kuriya Hiroyuki,JPX ; Kaneda Aizo,JPX ; Tomiyama Takeo,JPX ; Nomura Yoshihiro,JPX ; Hosokawa Yoichi,JPX ; Kir, Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film.
  36. McMahon John Francis, Shared socket multi-chip module and/or piggyback pin grid array package.
  37. Bellaar Pieter H.,NLX, Stacked chip assembly.
  38. Beaman Brian S. (Hyde Park NY) Doany Fuad E. (Katonah NY) Fogel Keith E. (Bardonia NY) Hedrick ; Jr. James L. (Oakland CA) Lauro Paul A. (Nanuet NY) Norcott Maurice H. (Valley Cottage NY) Ritsko John, Three dimensional high performance interconnection package.
  39. Sasov Yuriy Dmitrievich,RUX, Three-dimensional electronic module.
  40. Ingraham Anthony P. ; Kehley Glenn L. ; Sathe Sanjeev B. ; Slack John R., Vertically integrated multi-chip circuit package with heat-sink support.
  41. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Wafer-scale techniques for fabrication of semiconductor chip assemblies.

이 특허를 인용한 특허 (13)

  1. Takeuchi, Hitoshi; Sato, Keiji; Aratake, Kiyoshi; Numata, Masashi; Nakamura, Takahiko; Terada, Daisuke; Sugiyama, Takeshi, Electronic component and electronic device.
  2. Su, Ching-Wen; Wang, Tai-Jui; Yao, Hsiao-Chiang; Chang, Tsu-Chiang; Su, Bo-Yuan, Flexible device.
  3. Chu, Tse Min; Liang, Jimmy, Integrated circuit card.
  4. Egitto,Frank D.; Lin,How T., Interposer for use with test apparatus.
  5. Beer, Gottfried, Method of manufacturing a semiconductor structure.
  6. Jinadatha, Chetan, Methods for organizing the disinfection of one or more items contaminated with biological agents.
  7. Mahler, Joachim; Haimerl, Alfred; Kessler, Angela; Bauer, Michael; Schober, Wolfgang, Semiconductor device with semiconductor chip and method for producing it.
  8. Chung, Kevin Kwong-Tai, Solar cell interconnection, module and panel method.
  9. Chung, Kevin Kwong-Tai, Solderable lid or cover for an electronic circuit.
  10. Kyllonen, Kimmo, Transponder arrangement.
  11. Neuman, Robert, Wire bonded electronic devices to round wire.
  12. Neuman, Robert, Wire bonded electronic devices to round wire.
  13. Neuman, Robert, Wire bonded electronic devices to round wire.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로