초록 ▼

Some embodiments of the invention provide a first configurable integrated circuit (IC) that has a first configurable IC design. The first configurable IC implements a second IC design that is specified for a second IC that is to operate a particular design rate. The first configurable IC includes s

Some embodiments of the invention provide a first configurable integrated circuit (IC) that has a first configurable IC design. The first configurable IC implements a second IC design that is specified for a second IC that is to operate a particular design rate. The first configurable IC includes several configurable logic circuits. Each configurable logic circuit can configurably perform a set of functions. The IC also includes several configurable interconnect circuits that configurably couple the logic circuits. At least several configurable circuits can reconfigure faster than the particular design rate.

대표청구항 ▼

We claim: 1. A first configurable integrated circuit (IC) that has a first configurable IC design, the first configurable IC comprising: a) a plurality of configurable logic circuits for configurably performing a plurality of functions; b) a plurality of configurable interconnect circuits for confi

We claim: 1. A first configurable integrated circuit (IC) that has a first configurable IC design, the first configurable IC comprising: a) a plurality of configurable logic circuits for configurably performing a plurality of functions; b) a plurality of configurable interconnect circuits for configurably coupling the logic circuits; and c) wherein at least a plurality of the configurable circuits are reconfigurable circuits for reconfiguring faster than a particular design rate of a second IC, the first configurable IC for implementing a second IC design that is specified for the second IC. 2. The configurable IC of claim 1, wherein the particular design rate has a corresponding design cycle period, wherein at least a plurality of the configurable circuits are reconfigured multiple times during a design cycle period. 3. The configurable IC of claim 1, wherein the configurable circuits that are reconfigured faster than the particular design rate include logic circuits. 4. The configurable IC of claim 3, wherein the configurable circuits that are reconfigured faster than the particular design rate further include interconnect circuits. 5. The configurable IC of claim 1, wherein the configurable circuits that are reconfigured faster than the particular design rate include interconnect circuits. 6. The configurable IC of claim 1, wherein a plurality of configurable circuits are arranged in an array that has multiple rows and multiple columns. 7. The configurable IC of claim 6, wherein all the configurable circuits are arranged in the array. 8. The configurable IC of claim 6, wherein the array comprises a first array that includes a plurality of logic circuits arranged in a plurality of rows and a plurality of columns. 9. The configurable IC of claim 8, wherein the array further comprises a second array that includes a plurality of interconnect circuits arranged in a plurality of rows and a plurality of columns, wherein the second array is interspersed within the first array. 10. The configurable IC of claim 6, wherein the array has at least ten rows. 11. The configurable IC of claim 10, wherein the array has at least ten columns. 12. The configurable IC of claim 6, wherein the array has at least ten columns. 13. The configurable IC of claim 6, wherein the array has at least fifty logic circuits. 14. The configurable IC of claim 13, wherein a particular location in an array is specified by a particular combination of a row and a column, and wherein a configurable circuit exists at each particular location in the array. 15. The configurable IC of claim 6, wherein the array has at least fifty interconnect circuits. 16. The configurable IC of claim 15, wherein a particular location in an array is specified by a particular combination of a row and a column, and wherein a configurable circuit exists at each particular location in the array. 17. The configurable IC of claim 15, wherein the array further has at least fifty logic circuits. 18. The configurable IC of claim 1, wherein by communicatively coupling the logic circuits, the interconnect circuits allow an output of one logic circuit to be supplied to an input of another logic circuit without writing the output to a memory outside of the array. 19. The configurable IC of claim 1, wherein each of a plurality of interconnect circuit has an input terminal set, an output terminal set, and a plurality of connection schemes, wherein different connection schemes communicatively couple the input and output terminal sets differently. 20. The configurable IC of claim 1 further comprising a signal generator for generating a signal that causes the plurality of configurable circuits to reconfigure at a configuration rate that is faster than the particular design rate. 21. The configurable IC of claim 20, wherein the signal has a rate that is at least equal to the configuration rate. 22. The configurable IC of claim 21, wherein the configuration signal is a clock signal. 23. The configurable IC of claim 21, wherein the configuration signal has a value that changes at the rate of the configuration signal. 24. The configurable IC of claim 20, wherein the signal causes the configurable circuits to reconfigure at the faster rate in order to allow at least a plurality of the configurable circuits to the perform multiple operations which allows the first configurable IC to replicate the behavior of the second IC. 25. The configurable IC of claim 20, wherein the design rate defines a design cycle, and wherein the signal generator is a sub-cycle signal generator that generates a sub-cycle signal that has more than one cycle during a design cycle. 26. The configurable IC of claim 25, wherein the sub-cycle signal is a control signal that has multiple values during one design cycle. 27. The configurable IC of claim 1, wherein the design rate is the fastest rate that a non-transient change of state in the second IC can occur. 28. The configurable IC of claim 1, wherein the IC receives configuration data, wherein the configuration data includes a plurality of configuration data sets, wherein, during a particular reconfiguration period, at least ten logic circuits reconfigure by receiving a different configuration data set. 29. The configurable IC of claim 24, wherein during the particular reconfiguration period, at least ten interconnect circuits reconfigure by receiving a different configuration data set. 30. A first configurable integrated circuit (IC) that has a first configurable IC design, the first configurable IC comprising: a) a plurality of logic circuits for performing a plurality of functions; b) a plurality of interconnect circuits for coupling the logic circuits; c) wherein at least a plurality of the circuits are reconfigurable circuits for reconfiguring faster than a particular design rate of a second IC, the first configurable IC for implementing a second IC design that is specified for the second IC; d) wherein a reconfigurable circuit reconfigures when configuration data that specifies the operation of the configurable circuit changes. 31. A first configurable integrated circuit (IC) that provides the same output for the same input as a second IC, said second IC having a design that operates at a first design rate, the configurable IC having a set of at least fifty configurable circuits arranged in an array, each configurable circuit for configurably performing a set of operations and for reconfiguring at a second rate that is faster than the first design rate. 32. The configurable IC of claim 31, wherein a configurable circuit reconfigures when the circuit changes operations in the circuit's set of operations. 33. The configurable IC of claim 31, wherein the configurable circuits include a plurality of configurable logic circuits, each configurable logic circuit for performing a plurality of functions. 34. The configurable IC of claim 33, wherein each configurable logic circuit for performing one of the plurality of functions each time that the logic circuit is reconfigured. 35. The configurable IC of claim 34 further comprising a plurality of non-configurable logic circuits, wherein each logic circuit performs at least one function, and each non-configurable logic circuit performs only one function and cannot be reconfigured to perform another function. 36. The configurable IC of claim 31, wherein the configurable circuits include a plurality of configurable interconnect circuits, wherein each of the configurable interconnect circuit has an input terminal set, an output terminal set, and a plurality of connection operations, wherein each particular connection operation communicatively couples the input and output terminal sets according to a particular connection scheme. 37. The configurable IC of claim 36, wherein the configurable circuits further include a plurality of configurable logic circuits, wherein a plurality of the interconnect circuits configurably couple a plurality of the configurable logic circuits. 38. The configurable IC of claim 37, wherein a first set of the interconnect circuits configurably couple a second set of the interconnect circuits. 39. The configurable IC of claim 31 further comprising a signal generator for generating a signal that causes the circuits to reconfigure at the second rate that is faster than the first design rate. 40. The configurable IC of claim 31, wherein the configurable circuits are a first set of circuits, wherein the configurable IC further comprising a second set of configurable circuits, wherein each circuit in the second set for configuring at a third rate that is less than the second rate but is greater than the first rate. 41. A system comprising a) a memory for storing data; and b) a configurable integrated circuit (IC) that has a first configurable IC design, the first configurable IC for implementing a second IC design that is specified for a second IC that is to operate at a particular design rate, the configurable IC communicatively coupled to the memory to receive and process the data, the configurable IC comprising: 1) a plurality of configurable logic circuits for configurably performing a plurality of functions; 2) a plurality of configurable interconnect circuits for configurably coupling the logic circuits; and 3) wherein at least a plurality of the configurable circuits are for reconfiguring faster than the particular design rate. 42. The system of claim 41, wherein the particular design rate has a corresponding design cycle period, wherein at least a plurality of the configurable circuits are reconfigured multiple times during a design cycle period. 43. The system of claim 41, wherein the configurable circuits that are reconfigured faster than the particular design rate include logic circuits. 44. The system of claim 43, wherein the configurable circuits that are reconfigured faster than the particular design rate further include interconnect circuits. 45. The system of claim 41, wherein the configurable circuits that are reconfigured faster than the particular design rate include interconnect circuits. 46. The system of claim 41, wherein a plurality of configurable circuits are arranged in an array that has multiple rows and multiple columns. 47. The system of claim 46, wherein the array has at least ten rows. 48. The system of claim 46, wherein the array has at least ten columns. 49. The system of claim 46, wherein the array has at least ten columns. 50. The system of claim 41, wherein by communicatively coupling the logic circuits, the interconnect circuits allow an output of one logic circuit to be supplied to an input of another logic circuit without writing the output to the memory. 51. The system of claim 41, wherein each of a plurality of interconnect circuit has an input terminal set, an output terminal set, and a plurality of connection schemes, wherein different connection schemes communicatively couple the input and output terminal sets differently. 52. The system of claim 51, wherein the IC further comprises a signal generator for generating a signal that causes the plurality of configurable circuits to reconfigure at a configuration rate that is faster than the particular design rate. 53. The system of claim 51, wherein the configurable IC receives configuration data, wherein the configuration data includes a plurality of configuration data sets, wherein, during a particular reconfiguration period, at least ten logic circuits receive a different configuration data set. 54. The system of claim 53, wherein during the particular reconfiguration period, at least ten interconnect circuits receive a different configuration data set. 55. The system of claim 53, wherein the memory stores the configuration data and the configurable IC retrieves the configuration data sets from the memory.