Field programmable gate array logic unit and its cluster
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03K-019/177
G06F-007/42
G06F-007/40
출원번호
US-0974107
(2004-10-26)
발명자
/ 주소
Schlacter,Guy
출원인 / 주소
KLP International, Ltd.
대리인 / 주소
Perkins Coie LLP
인용정보
피인용 횟수 :
4인용 특허 :
100
초록▼
The embodiments of the present invention relate to the general area of the Field Programmable Gate Arrays, and, in particular to the architecture and the structure of the building blocks of the Field Programmable Gate Arrays. The proposed logic units, as separate units or cluster of units, which are
The embodiments of the present invention relate to the general area of the Field Programmable Gate Arrays, and, in particular to the architecture and the structure of the building blocks of the Field Programmable Gate Arrays. The proposed logic units, as separate units or cluster of units, which are mainly comprised of look-up tables, multiplexers, and a latch, implement functions such as addition, subtraction, multiplication, and can perform as shift registers, finite state machines, multiplexers, accumulators, counters, multi-level random logic, and look-up tables, among other functions. Having two outputs, the embodiments of the logic unit can operate in split-mode and perform two separate logic and/or arithmetic functions at the same time. Clusters of the proposed logic units, which utilize local interconnections instead of traditional routing channels, add to efficiency, speed, and reduce required real estate.
대표청구항▼
I claim: 1. A logic head, comprising: 3-input look-up tables, multiplexers, XOR gates, registers, two output ports, a carry-in port, and a carry-out port, wherein at least one multiplexer is a standard multiplexer and one is hard-wired, and wherein the logic head can be configured to function as a
I claim: 1. A logic head, comprising: 3-input look-up tables, multiplexers, XOR gates, registers, two output ports, a carry-in port, and a carry-out port, wherein at least one multiplexer is a standard multiplexer and one is hard-wired, and wherein the logic head can be configured to function as a 2-bit full-adder/subtractor, a counter, an accumulator, a 4-to-1 multiplexer, two 2-to-1 multiplexers, a 4-input look-up table, two 3-input look-up tables, two 2-input look-up table, one 3-input and one 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions. 2. The logic head of claim 1, wherein there are three to seven inputs, three of which can be shared by the 3-input look-up tables. 3. The logic head of claim 1, wherein the registers are D flip-flops. 4. The logic head of claim 1 further comprising a cascade-in and a cascade-out port. 5. The logic head of claim 1, wherein both registered and non-registered form of the outputs can be available. 6. The logic head of claim 1, further comprised of an additional dedicated AND gate for the purpose of feedback. 7. The logic head of claim 1, wherein the logic head can function in a split-mode. 8. The logic head of claim 1, further comprising control signals. 9. A field programmable gate array logic head, comprising: 3-input look-up tables, multiplexers, XOR gates, latches, two output ports, a carry-in port, a carry-out port, a cascade-in port, and a cascade-out port, wherein at least one multiplexer is a standard multiplexer and one is programmed, wherein the logic head can be configured to function as a 2-bit full-adder/subtractor, a counter, an accumulator, a 4-to-1 multiplexer, two 2-to-1 multiplexers, a 4-input look-up table, two 3-input look-up tables, two 2-input look-up table, or one 3-input and one 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions. 10. The logic head of claim 9, wherein there are three to seven inputs, three of which can be shared by the 3-input look-up tables. 11. The logic head of claim 9, wherein the latches are D flip-flops. 12. The logic head of claim 9, wherein both registered and non-registered form of the outputs can be available. 13. The logic head of claim 9, further comprised of an additional dedicated AND gate for the purpose of feedback. 14. The logic head of claim 9, wherein the logic head can function in a split-mode. 15. The logic head of claim 9, further comprising control signals. 16. A field programmable gate array logic head, comprising: two 3-input look-up tables, multiplexers, XOR gates, latches, two output ports, a carry-in, a carry-out, a cascade-in port, and a cascade-out port, wherein at least one multiplexer is a standard multiplexer and one is programmed, wherein the logic head can be configured to function as a 2-bit full-adder/subtractor, a counter, an accumulator, a 4-to-1 multiplexer, two 2-to-1 multiplexers, a 4-input look-up table, two 3-input look-up tables, two 2-input look-up table, or one 3-input and one 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions. 17. The logic head of claim 16, wherein there are three to seven inputs, three of which can be shared by the 3-input look-up tables. 18. The logic head of claim 16, wherein the latches are D flip-flops. 19. The logic head of claim 16, wherein both registered and non-registered form of the outputs can be available. 20. The logic head of claim 16, further comprised of an additional dedicated AND gate for the purpose of feedback. 21. The logic head of claim 16, wherein the logic head can function in a split-mode. 22. The logic head of claim 16, further comprising control signals. 23. A field programmable gate array logic head, comprising: two 3-input look-up tables, a plurality of multiplexers, two XOR gates, a D flip-flop, two output ports, a carry-in, a carry-out, a cascade-in port, a cascade-out port, and a plurality of control signals, wherein the logic head can be configured to function as a 2-bit full-adder/subtractor, a counter, an accumulator, a 4-input look-up table, two 3-input look-up tables, two 2-input look-up table, or one 3-input and one 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions. 24. The logic head of claim 23, wherein there are three to seven inputs, three of which can be shared by the two 3-input look-up tables. 25. The logic head of claim 23, wherein both registered and non-registered form of the outputs can be available. 26. The logic head of claim 23, further comprised of an additional dedicated AND gate for the purpose of feedback. 27. The logic head of claim 23, wherein the logic head can function in a split-mode. 28. The logic head of claim 23, wherein the control signals are clock, clock enable, set, reset, and load signals. 29. A logic head, comprising: 3-input look-up tables, multiplexers, XOR gates, latches, two output ports, a carry-in port, a carry-out port, and a plurality of control signal ports, wherein at least one multiplexer is a standard multiplexer and one is hard-wired and both registered and non-registered form of the outputs can be available and the logic head can operate in split-mode, and wherein the logic head can be configured to function as a 2-bit full-adder/subtractor, a counter, an accumulator, a 4-input look-up table, a 3-input look-up table, a 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions, and wherein the logic head is capable of forming a register chain or a carry chain. 30. The logic head of claim 29, wherein there are three to seven inputs. 31. The logic head of claim 29, wherein the latches are D flip-flops. 32. The logic head of claim 29, further comprised of an additional dedicated AND gate for the purpose of feedback. 33. A field programmable gate array logic head means with two 3-input look-up tables, a plurality of multiplexers, XOR gates, a D flip-flop, two output ports, a carry-in port, a carry-out port, a cascade-in port, a cascade-out port, and a plurality of control signal ports, wherein both registered and non-registered forms of the outputs can be available and the logic head can operate in split-mode, and can be configured to function as a 2-bit full-adder/subtractor, a counter, a 4-to-i multiplexer, two 2-to-i multiplexers, an accumulator, a 4-input look-up table, a 3-input look-up table, a 2-input look-up table, two 2-, two 3-, or a 6-input AND gate, two 2-, two 3-, or a 6-input OR gate, or any combination of the said AND and OR gates, and wherein a plurality of logic heads can be configured and connected to implement sum-of-products or product-of-sums of a plurality of variable size minterms and maxterms, and arithmetic functions.
Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
Leonard Forbes ; Luan C. Tran ; Alan R. Reinberg ; Joseph E. Geusic ; Kie Y. Ahn ; Paul A. Farrar ; Eugene H. Cloud ; David J. McElroy, Dynamic flash memory cells with ultra thin tunnel oxides.
Hazani Emanuel (1210 Sesame Dr. Sunnyvale CA 94087), EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared betwee.
Hamdy Esmat Z. (Fremont CA) Mohsen Amr M. (Saratoga CA) McCollum John L. (Saratoga CA) Chen Shih-Ou (Fremont CA) Chiang Steve S. (Saratoga CA), Electrically-programmable low-impedance anti-fuse element.
Basire Dominique (Chailly-En-Biere VT FRX) Bhattacharyya Arup (Essex Junction VT) Howard James K. (Morgan Hill CA) Mollier Pierre (Boissise-Le-Roi-Saint Fargeau Ponthierry FRX), Electronically programmable read only memory.
Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Noel, Jr., Francis Edward; Rincon, Ann Marie; Strole, Norman Clark, Field programmable network processor and method for customizing a network processor.
Andrews William B. ; Britton Barry K. ; Ngai Kai-Kit ; Powell Gary P. ; Singh Satwant ; Spivak Carolyn W. ; Stuby ; Jr. Richard G., Global signal distribution with reduced routing tracks in an FPGA.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Rotier Michael J. (Sunnyvale CA) Huffman William A. (Santa Cruz CA), Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system.
McConnell, David A.; Dasari, Ajithkumar V.; Mason, Martin T., Method for implementing a physical design for a dynamically reconfigurable logic circuit.
Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCollum John L. (Saratoga CA), Method of making programmable low impedance interconnect diode element.
Jeung, Seong-ho, Methods of reading and/or writing data to memory devices including virtual ground lines and/ or multiple write circuits and related devices.
Rao Kameswara K. ; Voogel Martin L. ; Toutounchi Shahin ; Karp James, Non-volatile memory array using gate breakdown structure in standard sub 0.35 micron CMOS process.
Kawakami Minoru,JPX ; Yano Mitsuhiro,JPX ; Yamashita Yasunori,JPX ; Souno Hidetoshi,JPX, Power semiconductor device and method for manufacturing the same.
Bertolet Allan Robert ; Clinton Kim P.N. ; Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Iadanza Joseph Andrew ; Keyser Frank Ray ; Millham Eric Ernest ; Reny Timothy Shawn ; W, Programmable inverter circuit used in a programmable logic cell.
Ghilardelli Andrea,ITX ; Ghezzi Stefano,ITX ; Commodaro Stefano,ITX ; Maccarrone Marco,ITX, Switching circuit having an output voltage varying between a reference voltage and a negative voltage.
Kwong Dim-Lee (Austin TX) Yoon Giwan (Austin TX) Kim Jonghan (Austin TX) Han Liang-Kai (Austin TX) Yan Jiang (Austin TX), Ultra thin dielectric for electronic devices and method of making same.
Elgamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), User programmable integrated circuit interconnect architecture and test method.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.