Thermal and power management for computer systems
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-001/32
G06F-001/08
출원번호
US-0277630
(2002-10-22)
발명자
/ 주소
Thomas,C. Douglas
Thomas,Alan E.
출원인 / 주소
Thomas,C. Douglas
Thomas,Alan E.
인용정보
피인용 횟수 :
19인용 특허 :
117
초록
Improved approaches to providing thermal and power management for a computing device are disclosed. These approaches facilitate intelligent control of a processor's clock frequency and/or a fan's speed so as to provide thermal and/or power management for the computing device.
대표청구항▼
What is claimed is: 1. A computer, comprising: a processor that operates in accordance with a clock; a temperature sensor that provides a temperature indication of said processor; a multiple speed fan; and a thermal manager operatively connected to said processor and said fan, said thermal manag
What is claimed is: 1. A computer, comprising: a processor that operates in accordance with a clock; a temperature sensor that provides a temperature indication of said processor; a multiple speed fan; and a thermal manager operatively connected to said processor and said fan, said thermal manager being configured to receive the temperature indication from said temperature sensor, and said thermal manager activating said fan when the temperature indication indicates that primary thermal management is required, and subsequently reducing performance of said processor when the temperature indication indicates that supplemental thermal management is required even after said fan has been activated, wherein, with primary thermal management, at least first and second fan speeds for said fan are used before supplemental thermal management causes reduction in the performance of said processor. 2. A computer as recited in claim 1, wherein the first fan speed corresponds to a slow speed, and the second fan speed corresponds to a fast speed. 3. A computer as recited in claim 2, wherein said temperature sensor is internal to said processor. 4. A computer as recited in claim 1, wherein said processor is a microprocessor. 5. A computer as recited in claim 1, wherein when said thermal manager activates said fan, said thermal manager causes the speed of said fan to depend on the temperature indication. 6. A computer as recited in claim 5, wherein the first fan speed corresponds to a slow speed, and the second fan speed corresponds to a fast speed. 7. A computer as recited in claim 1, wherein said thermal manager causes said fan to deactivate when said processor enters a reduced power mode. 8. A computer as recited in claim 7, wherein the reduced power mode includes at least a sleep state. 9. A computer as recited in claim 1, wherein said computer further comprises: an activity detector operatively connected to said processor, said activity detector determines an activity level of said processor, and wherein when said thermal manager activates said fan, the speed of said fan is controlled based on the temperature of said processor and the activity level. 10. A computer as recited in claim 9, wherein said temperature sensor and said activity detector are internal to said processor. 11. A computer as recited in claim 9, wherein the clock used by said processor is one of at least a first frequency and a second frequency, and wherein the activity level is used to provide dynamic switching between the first frequency and the second frequency, the second frequency being slower than the first frequency. 12. A computer as recited in claim 11, wherein said processor includes at least a CPU, and wherein the activity level pertains to an activity level of the CPU. 13. A computer as recited in claim 9, wherein when said activity detector detects that the activity level is low, said thermal manager causes a reduction in the performance of said processor. 14. A computer as recited in claim 9, wherein said thermal manager causes said fan to deactivate when said processor enters a reduced power mode. 15. A computer as recited in claim 14, wherein the reduced power mode includes at least a sleep state. 16. A computer as recited in claim 1, wherein said computer further comprises: an activity detector operatively connected to said processor, said activity detector identifies an activity level of said processor, and wherein said thermal manager causes the speed of said fan to depend on the temperature of said processor and the activity level. 17. A computer as recited in claim 1, wherein said thermal manager includes at least a fan controller and a processor performance control circuit. 18. A computer as recited in claim 1, wherein the speed of said fan is controlled at least by pulse width modulation. 19. A computer as recited in claim 1, wherein the performance of said processor reduces from a first level to a second level when the temperature of the exceeds a first predetermined temperature; and wherein the performance of said processor does not to increase from the second level back to the first level when the temperature of the processor subsequently falls below the first predetermined temperature. 20. A computer, comprising: a processor that operates in accordance with a clock that is in the processor and that directly sets the operation speed of the processor; a temperature sensor that provides a temperature indication of said processor; a multiple speed fan; and a thermal manager operatively connected to said processor and said fan, said thermal manager being configured to receive the temperature indication, and said thermal manager causes said fan speed and the clock to change in view of the one or more temperature indications, wherein said thermal manager causes said fan speed to change from a slow speed to a fast speed before causing a reduction in the clock rate of said clock for said processor in view of the temperature indication. 21. A computer as recited in claim 20, wherein said temperature sensor is in said processor, and wherein said thermal manager causes the speed of said fan to depend on the temperature indication of said processor. 22. A computer as recited in claim 20, wherein said thermal manager causes said fan to deactivate when said processor enters a reduced power mode. 23. A computer as recited in claim 22, wherein the reduced power mode includes at least a sleep state. 24. A computer as recited in claim 20, wherein said computer further comprises: an activity detector operatively connected to said processor, said activity detector identifies an activity level of said processor, and wherein said thermal manager causes the speed of said fan to depend on the temperature of said processor and the activity level. 25. A computer as recited in claim 20, wherein said thermal manager comprises a fan controller and a clock control circuit, and wherein said fan controller uses pulse width modulation to control the speed of said fan. 26. A computer as recited in claim 20, wherein the rate of said clock includes at least a fast rate and a slow rate, and wherein the fast rate is utilized by said processor when an interrupt occurs, thereby processing the interrupt using the fast rate. 27. A computer as recited in claim 20, wherein the rate of said clock includes at least a fast rate and a slow rate, and wherein the fast rate is used when at least one predetermined condition exists so as to insure faster performance processing by said processor than when the slow rate is used. 28. A computer as recited in claim 20, wherein said computer further comprises a battery, and wherein the rate of the clock is dependent on whether said computer is used as a desktop computer or a portable computer. 29. A computer, comprising: a processor that operates in accordance with a clock, the clock having a clock frequency; a temperature sensor that provides a temperature indication of said processor; a multiple speed fan; fan activation means for activating said fan when the temperature indication indicates that primary thermal management is required; and a clock controller that reduces the clock frequency of the clock for said processor when the temperature indication indicates that supplemental thermal management is required even after said fan has been activated, wherein, with primary thermal management, at least first and second fan speeds for said fan are invoked by said fan activation means before supplemental thermal management by said clock controller causes reduction in the clock frequency of the clock for said processor.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (117)
Reinhardt Dennis ; Bhat Ketan ; Jackson Robert T. ; Senyk Borys ; Matter Eugene P. ; Gunther Stephen H., Apparatus and method for controlling power usage.
Carter Robert R. (Cypress TX) Garner Paul M. (The Woodlands TX) Cepulis Darren J. (Houston TX) Boone Carrie (Houston TX), Apparatus for reducing computer system power consumption.
Seibert Mark H. (Cupertino CA) Wallgren Markus C. (Palo Alto CA), Arrangement for reducing computer power consumption by turning off the microprocessor when inactive.
Katz Neil A. (Parkland FL) Pollitt Richard F. (Highland Beach FL) Suarez Leopoldo L. (Boca Raton FL) Frank C. William (Irvine CA), Battery operated computer operation suspension in response to environmental sensor inputs.
Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Pollitt Richard F. (Jensen Beach FL) Suarez Leopoldo L. (Boca Raton FL) Astarabadi Shaun (Irvine CA) Frank C. William (Irvine CA), Battery operated computer power management system.
Bland Patrick M. (Delray Beach FL) Jackson Robert T. (Boyhton Beach FL) Joshi Jayesh (Santa Clara CA) Kardach James (San Jose CA), CPU clock control unit.
Atriss Ahmad H. (Chandler AZ) Peterson Benjamin C. (Tempe AZ) Parker Lanny L. (Mesa AZ), Circuit and method of sensing process and temperature variation in an integrated circuit.
Alexander Michael C. (Austin TX) Arizpe Arturo L. (Buda TX) Gerosa Gianfranco (Austin TX) Kahle James A. (Austin TX) Ogden Aubrey D. (Round Rock TX), Circuitry and method for reducing power consumption within an electronic circuit.
Hileman Vincent P. (San Jose CA) Lajara Robert J. (San Jose CA) Stewart Thomas E. J. (Sunnyvale CA) Mitty Nagaraj P. R. (San Jose CA) Tombari Joseph A. (Mountain View CA) Grouell William L. (San Ramo, Computer housing with low noise cooling system.
Harper Leroy D. (Sunnyvale CA) Schlichting Grayson C. (Cupertino CA) Hooks Douglas A. (Sunnyvale CA) Culimore Ian H. S. (Palo Alto CA) Bradshaw Gavin A. (Cupertino CA) Banerjee Biswa R. (San Jose CA), Computer power management system.
Dao Hung D. (Tomball TX) Grieff Thomas W. (Spring TX) Lattin ; Jr. Thomas W. (Houston TX) Thomas Darren R. (Spring TX) Schultz Stephen M. (Houston TX) Ewert Richard (Cypress TX) Flower David L. (Tomb, Disk drive unit overheating warning system.
Neal James R. (Cameron Park CA) Brown Peter F. (Orangevale CA) Agatstein Louis W. (El Dorado Hills CA) Gutman Michael (Zichron-Ya\cov ILX), Employing on die temperature sensors and fan-heatsink failure signals to control power dissipation.
Bertoluzzi Renitia J. (Saratoga CA) Jackson Robert T. (Boynton Beach FL) Weitzel Stephen D. (Boca Raton FL), Integrated dynamic power dissipation control system for very large scale integrated (VLSI) chips.
Vigil Daniel R. (Agoura Hills CA) Volz LeRoy A. (Northridge CA), Junction temperature status sensing and reduction for integrated power devices, such as a head positioning system in a m.
Kardach James P. (San Jose CA) Nakanishi Tosaku (Cupertino CA) Cheng Jimmy S. (Cupertino CA), Method and apparatus for asynchronously stopping the clock in a processor.
Matter Eugene P. (Folsom CA) Sotoudeh Yahya S. (Santa Clara CA) Mathews Gregory S. (Boca Raton FL), Method and apparatus for independently stopping and restarting functional units.
Hollowell ; II J. Rhoads (Sunnyvale CA) Beninghaus James R. (Cupertino CA) Hansen ; Jr. Daniel J. (Georgetown TX), Method and apparatus for thermal management in a computer system.
Turnbull Robert R. (Buchanan MI) DeLisle David J. (Berrien Springs MI) Kohtz Robert A. (St. Joseph MI), Method and control circuit for measuring the temperature of an integrated circuit.
Garcia-Duarte Fernando (Redmond WA) Hensley John (Redmond WA) Mohanraj Shanmugam (Redmond WA) Subramaniyan Nagarajan (Redmond WA) Olsson David B. (Seattle WA), Method and system for placing a computer in a reduced power state.
Rawson ; III Freeman L. (Boca Raton FL) Sotomayor ; Jr. Guy G. (West Palm Beach FL), Method and system of power and thermal management for a data processing system using object-oriented program design.
Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input.
Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of times microprocessor tried to read input.
Kardach James P. (San Jose CA) Nakanishi Tosaku (Cupertino CA) Cheng Jimmy S. (Cupertino CA), Method of testing a microprocessor by masking of an internal clock signal.
Ristic Ljubisa (Phoenix AZ) Dunn William C. (Mesa AZ) Cambou Bertrand F. (Mesa AZ) Terry Lewis E. (Phoenix AZ) Roop Raymond M. (Scottsdale AZ), Microprocessor having environmental sensing capability.
Anderson Floyd E. (Phoenix AZ) Robb Stephen P. (Tempe AZ) Shaw Pern (Austin TX), Microprocessor having high current drive and feedback for temperature control.
Maher Robert (Carrollton TX) Garibay ; Jr. Raul A. (Plano TX) Herubin Margaret R. (Coppell TX) Bluhm Mark (Carrollton TX), Microprocessor having power management circuitry with coprocessor support.
Fujimori Atsushi (Tokyo JPX), Portable electronic device with selectable resume and suspend operations utilizing battery power control scheme with use.
Fung Henry T. S. (San Jose CA), Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system.
O\Brien Rita M. (Austin TX) Wisor Michael T. (Austin TX), Power management control technique for timer tick activity within an interrupt driven computer system.
Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
Stewart Gregory N. (Austin TX) Sato N. Albert (Austin TX) Startup Warren W. (Austin TX), Power management system with adaptive control parameters for portable computer.
Fairbanks John P. (Sunnyvale CA) Yuan Andy C. (Saratoga CA), Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency.
Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
Yokouchi Hideaki (Nagano JPX) Kimura Takashi (Nagano JPX), Semiconductor device including clock selection circuitry selecting between high and low frequency clock signals for redu.
Ahn, Min Seon; Yu, Ki Soo; Kim, Jae Choon; Oh, Chi Gwan; Yim, Myung Kyoon, Electronic systems including heterogeneous multi-core processors and methods of operating same.
Sodhi, Inder; Jahagirdar, Sanjeev; Wells, Ryan; Offen, Zeev; Sharma, Shalini; Drottar, Ken, Independently controlling frequency of plurality of power domains in a processor system.
Coster, Daniel J.; De Iuliis, Daniele; Goh, Chiew-Siang; Heirich, Douglas L.; Holmes, Steven; Ive, Jonathan; Kim, Sung; Mariano, Rick; Misage, Thomas J.; Riccio, Dan; Tan, Tang Yew; Yaekel, Jeremy, Quick release structures for a computer.
Coster, Daniel J.; De Iuliis, Daniele G.; Goh, Chiew-Siang; Heirich, Douglas L.; Holmes, Steven W.; Ive, Jonathan P.; Kim, Sung H.; Mariano, Ricardo A.; Misage, Thomas J.; Riccio, Daniel J.; Tan, Tang Y.; Yaekel, Jeremy, Quick release structures for a memory drive.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.