$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Chip debugging using incremental recompilation and register insertion 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/00
출원번호 US-0774731 (2004-02-09)
발명자 / 주소
  • Marti,Philippe
  • Jervis,Mark
  • Nixon,Gregor
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Beyer Weaver LLP
인용정보 피인용 횟수 : 78  인용 특허 : 66

초록

초록이 없습니다.

대표청구항

대표청구항이 없습니다.

이 특허에 인용된 특허 (66)

  1. Gregory Brent ; Chatterjee Trinanjan ; Lin Jing C. ; Raghvendra Srinivas ; Girczyc Emil ; Estrada Paul ; Seawright Andrew, Architecture and methods for a hardware description language source level analysis and debugging system.
  2. Jamal Kamran (Sunnyvale CA), Built-in self test for integrated circuits having read/write memory.
  3. Nixon,Gregor; Jervis,Mark; Pan,Zhengjun; Silva,Gihan De; Perry,Steven, Chip debugging using incremental recompilation.
  4. Couts-Martin Chris ; Herrmann Alan, Configuration memory integrated circuit.
  5. Easterday John L. (Portland OR), Data acquisition system for capturing and storing clustered test data occurring before and after an event of interest.
  6. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Diagnostic interface system for programmable logic system development.
  7. Heile Francis B., Electronic design automation tool for display of design profile.
  8. Alan L. Herrmann ; Greg P. Nugent, Embedded logic analyzer for a programmable logic device.
  9. Herrmann Alan L. ; Nugent Greg P., Embedded logic analyzer for a programmable logic device.
  10. Sample Stephen P. ; Bershteyn Mikhail ; Butts Michael R. ; Bauer Jerry R., Emulation system with time-multiplexed interconnect.
  11. Beenstra Kerry ; Rangasayee Krishna ; Herrmann Alan L., Enhanced embedded logic analyzer.
  12. Kerry Veenstra ; Krishna Rangasayee ; Alan L. Herrmann, Enhanced embedded logic analyzer.
  13. Veenstra Kerry ; Rangasayee Krishna ; Herrmann Alan L., Enhanced embedded logic analyzer.
  14. Veenstra, Kerry; Rangasayee, Krishna; Herrmann, Alan L., Enhanced embedded logic analyzer.
  15. Hoyer, Bryan H.; Fairman, Michael C., Gaining access to internal nodes in a PLD.
  16. Bruce Pedersen ; Francis B. Heile ; Marwan Adel Khalaf ; David Wolk Mendel, Generation of sub-netlists for use in incremental compilation.
  17. Brebner, Gordon J., Gigabit router on a single programmable logic device.
  18. Beausang James ; Ellingham Chris ; Robinson Markus F. ; Walker Robert, Hierarchical scan architecture for design for test applications.
  19. Beausang James ; Ellingham Chris ; Robinson Markus F. ; Walker Robert, Hierarchical scan architecture for design for test applications.
  20. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hierarchically connected reconfigurable logic assembly.
  21. Guccione Steven A., Interactive dubug tool for programmable circuits.
  22. Heile Francis B. ; Rawls Tamlyn V., Interface for compiling project variations in electronic design environments.
  23. Stewart Kem ; Selvidge Charles W. ; Crouch Kenneth ; Wong Marina ; Seneski Mark, Logic analysis system for logic emulation systems.
  24. Nakajima Takayuki (Gyoda JPX) Aoki Tetsuo (Kohnosu JPX) Kobayashi Katsumi (Gyoda JPX) Akiyama Noboru (Kumagaya JPX), Logic analyzer.
  25. Schubert Wolfgang (Munich DEX), Logic analyzer.
  26. Leaver Andrew ; Heile Francis B., Mapping heterogeneous logic elements in a programmable logic device.
  27. Haag George A. ; Byrne Patrick J., Method and apparatus for accessing internal integrated circuit signals.
  28. Theron, Conrad A.; St. Pierre, Jr., Donald H., Method and apparatus for changing execution code for a microcontroller on an FPGA interface device.
  29. Liu Dick L. (Saratoga CA) Li Jeong-Tyng (Cupertino CA) Huang Thomas B. (San Jose CA) Choi Kenneth S. K. (San Jose CA), Method and apparatus for debugging reconfigurable emulation systems.
  30. Chen Benjamin ; Macliesh Peter ; Wang Albert, Method and apparatus for entry of timing constraints.
  31. Jamal Kamran (Sunnyvale CA), Method and apparatus for making integrated circuits with built-in self-test.
  32. Patel Rakesh H. ; Costello John ; Wong Myron, Method and apparatus for monitoring or forcing an internal node in a programmable device.
  33. Brebner, Gordon J., Method and apparatus for multithreading.
  34. Fleisher Evgeny G., Method and apparatus for testing a logic design of a programmable logic device.
  35. Fang, Ying, Method and apparatus for testing an embedded device.
  36. Nee, Patrick; Fenton, William; Harvey, Ciaran; Simmonds, Malcolm, Method and system for testing microprocessor based boards in a manufacturing environment.
  37. Butts Michael R. ; Batcheller Jon A., Method for performing simulation using a hardware emulation system.
  38. Suryanarayana Duggirala ; Rohit Kapur ; Thomas W. Williams, Method for placement-based scan-in and scan-out ports selection.
  39. Jesse H. Jenkins, IV ; Walter H. Edmondson, Method for remotely testing microelectronic device over the internet.
  40. Butts, Michael R.; Batcheller, Jon A., Method of using electronically reconfigurable logic circuits.
  41. Uhling Thomas F. (Monument CO) Dascher David J. (Colorado Springs CO) Rush Kenneth (Colorado Springs CO) Griggs Keith C. (Colorado Springs CO), Multiplexing electronic test probe.
  42. Jacobson,Neil G., Network based diagnostic system and method for software reconfigurable systems.
  43. Whitsel Ronald J. (Beaverton OR) Hobbs William A. (Beaverton OR), On-chip in-circuit-emulator memory mapping and breakpoint register modules.
  44. Kelem Steven H. ; Lawman Gary R., On-chip logic analysis and method for using the same.
  45. Manela Philip R. ; Birch Peter R. ; Lin John C. ; Ullum Daniel R., Output pin for selectively outputting one of a plurality of signals internal to a semiconductor chip according to a prog.
  46. Patel Rakesh H. ; Norman Kevin A., Partially reconfigurable programmable logic device.
  47. Khoche Ajay ; Singh Harbinder ; Goswami Dhiraj ; Martin Denis, Pre-synthesis test point insertion.
  48. Kuboki Shigeo (Nakaminato JPX) Sugimoto Norihiko (Katsuta JPX) Inada Syunji (Hitachi JPX) Ueno Masahiro (Hitachi JPX) Harakawa Takeshi (Hadano JPX) Inada Kazuhisa (Hitachi JPX) Tominaga Toshihiko (Ka, Program control apparatus incorporating a trace function.
  49. Baltus Peter G. (Dommelen CA NLX) Ligthart Michael M. (Sunnyvale CA), Programmable combinational logic circuit.
  50. Ansari, Ahmad R., Programmable interactive verification agent.
  51. El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
  52. Kaplinsky Cecil H. (Palo Alto CA), Programmable logic device.
  53. Ketan Zaveri ; Christopher F. Lane ; Srinivas T. Reddy ; Andy L. Lee ; Cameron R. McClintock ; Bruce B. Pedersen, Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  54. Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  55. Lee, Chong H.; Asayesh, Reza, Programmable logic device with high speed serial interface circuitry.
  56. Yang Yang-Sei,KRX, Prototyping system and a method of operating the same.
  57. Sample Stephen P. (Mountain View CA) D\Amour Michael R. (Los Altos Hills CA) Payne Thomas S. (Union City CA), Reconfigurable hardware emulation system.
  58. Patel Rakesh H. ; Norman Kevin A., Sample and load scheme for observability of internal nodes in a PLD.
  59. Patel Rakesh H. ; Norman Kevin A., Sample and load scheme for observability of internal nodes in a PLD.
  60. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Structures and methods for adding stimulus and response functions to a circuit design undergoing emulation.
  61. Duggirala, Suryanarayana; Kapur, Rohit; Williams, Thomas W., System and method for high-level test planning for layout.
  62. Suryanarayana Duggirala ; Rohit Kapur ; Thomas W. Williams, System and method for high-level test planning for layout.
  63. Alfke Peter H., System for preventing radiation failures in programmable logic devices.
  64. Dastidar,Jayabrata Ghosh; Wright,Adam; Pang,Hung Hing Anthony; Vo,Binh; Nagarandal,Ajay; Tracy,Paul J.; Harms,Michael, Techniques for automatically generating tests for programmable circuits.
  65. El-Ayat Khaled A. (Cupertino CA) Chang Jia-Hwang (Cupertino CA), Testability architecture and techniques for programmable interconnect architecture.
  66. Heile Francis B. ; Fairbanks Brent A., Work group computing for electronic design automation.

이 특허를 인용한 특허 (78)

  1. Armstrong, Nicholas; Schmidtke, Jakub; Robinson, Robert; Tsui, Severn, Accessing local network resources in a multi-interface system.
  2. Ramos, Aurelio Rafael, Audio output balancing.
  3. Ramos, Aurelio Rafael; Sheen, Timothy W., Audio output balancing.
  4. Millington, Nicholas A. J., Causing a device to join a synchrony group.
  5. Millington, Nicholas A. J, Ceasing playback among a plurality of playback devices.
  6. Millington, Nicholas A. J., Clock rate adjustment in a multi-zone system.
  7. Millington, Nicholas A. J., Disengaging and engaging zone players.
  8. Millington, Nicholas A. J.; Hainsworth, Paul V., Establishing a secure wireless network with a minimum human intervention.
  9. Millington, Nicholas A. J.; Hainsworth, Paul V., Establishing a secure wireless network with minimum human intervention.
  10. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A., Identification of playback device and stereo pair names.
  11. Millington, Nicholas A. J.; Hainsworth, Paul V., Indicator on a network device.
  12. Kallai, Christopher; Chamness, Mike; Ericson, Michael Darrell Andrew, Intelligently increasing the sound level of player.
  13. Kallai, Christopher; Chamness, Mike; Ericson, Michael Darrell Andrew, Intelligently modifying the gain parameter of a playback device.
  14. Borer, Terry; Leaver, Andrew; Karchmer, David; Quan, Gabriel; Brown, Stephen D., M/A for performing incremental compilation using top-down and bottom-up design approaches.
  15. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A., Making and indicating a stereo pair.
  16. Bates, Paul; Keyser-Allen, Lee; Roberts, Diane; Lang, Jonathan P., Media playback system with guest access.
  17. Millington, Nicholas A. J., Method and apparatus for adjusting volume in a synchrony group.
  18. Millington, Nicholas A. J., Method and apparatus for causing a device to join a synchrony group.
  19. Millington, Nicholas A. J., Method and apparatus for displaying zones in a multi-zone system.
  20. Millington, Nicholas A. J., Method and apparatus for dynamic channelization device switching in a synchrony group.
  21. Millington, Nicholas A. J., Method and apparatus for dynamic master device switching in a synchrony group.
  22. Millington, Nicholas A. J., Method and apparatus for obtaining audio content and providing the audio content to a plurality of audio devices in a multi-zone system.
  23. Borer, Terry; Leaver, Andrew; Karchmer, David; Quan, Gabriel; Brown, Stephen D., Method and apparatus for performing compilation using multiple design flows.
  24. Borer,Terry; Karchmer,David; Govig,Jason; Leaver,Andrew; Quan,Gabriel; Chan,Kevin; Betz,Vaughn; Brown,Stephen D., Method and apparatus for performing incremental compilation.
  25. Borer, Terry; Leaver, Andrew; Karchmer, David; Quan, Gabriel; Brown, Stephen D., Method and apparatus for performing incremental compilation using top-down and bottom-up design approaches.
  26. Millington, Nicholas A. J., Method and apparatus for playback by a synchrony group.
  27. Millington, Nicholas A. J., Method and apparatus for providing audio and playback timing information to a plurality of networked audio devices.
  28. Millington, Nicholas A. J., Method and apparatus for providing synchrony group status information.
  29. Millington, Nicholas A. J., Method and apparatus for providing synchrony group status information.
  30. Millington, Nicholas A. J., Method and apparatus for skipping tracks in a multi-zone system.
  31. Millington, Nicholas A. J., Method and apparatus for switching between a directly connected and a networked audio source.
  32. Millington, Nicholas A. J., Method and apparatus for synchrony group control via one or more independent controllers.
  33. Millington, Nicholas A. J., Method and apparatus to receive, play, and provide audio content in a multi-zone system.
  34. Pang, Hung Hing Anthony; Vo, Binh; Ghosh, Souvik, Method and system for semiconductor device characterization pattern generation and analysis.
  35. Balzli, Jr., Robert M., Method for placement and routing of a circuit design.
  36. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A.; Reimann, Robert; Triplett, Mark, Multi-channel pairing in a media system.
  37. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A.; Reimann, Robert; Triplett, Mark, Multi-channel pairing in a media system.
  38. Millington, Nicholas A. J., Obtaining and transmitting audio.
  39. Millington, Nicholas A. J., Obtaining and transmitting audio.
  40. Millington, Nicholas A. J., Obtaining content based on control by multiple controllers.
  41. Millington, Nicholas A. J., Obtaining content based on control by multiple controllers.
  42. Millington, Nicholas A. J., Obtaining content from direct source and other source.
  43. Millington, Nicholas A. J., Obtaining content from direct source and remote source.
  44. Millington, Nicholas A. J., Obtaining content from local and remote sources for playback.
  45. Millington, Nicholas A. J., Obtaining content from local and remote sources for playback.
  46. Millington, Nicholas A. J., Obtaining content from multiple remote sources for playback.
  47. Millington, Nicholas A. J., Obtaining content from multiple remote sources for playback.
  48. Millington, Nicholas A. J., Obtaining content from remote source for playback.
  49. Millington, Nicholas A.J., Obtaining content from remote source for playback.
  50. Millington, Nicholas A.J., Obtaining content from remote source for playback.
  51. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A., Pair volume control.
  52. Millington, Nicholas A. J., Playback device.
  53. Millington, Nicholas A. J., Playback device.
  54. Millington, Nicholas A. J., Playback device.
  55. Millington, Nicholas A. J., Playback device.
  56. Millington, Nicholas A. J.; Hainsworth, Paul V., Playback device connection.
  57. Millington, Nicholas A. J., Playback device operating states.
  58. Kallai, Christopher; Ericson, Michael Darrell Andrew; Lambourne, Robert A.; Reimann, Robert; Triplett, Mark, Playback device pairing.
  59. Millington, Nicholas A. J., Playback device synchrony group states.
  60. Millington, Nicholas A. J., Resuming synchronous playback of content.
  61. Millington, Nicholas A. J., Resuming synchronous playback of content.
  62. Millington, Nicholas A. J., Resuming synchronous playback of content.
  63. Millington, Nicholas A. J, Resynchronization of playback devices.
  64. Correll, Jeffrey N.; Blasig, Dustyn K.; Petersen, Newton G., Staged program compilation with automated timing closure.
  65. Millington, Nicholas A. J., Switching between a directly connected and a networked audio source.
  66. Millington, Nicholas A. J.; Ericson, Michael, Synchronizing operations among a plurality of independently clocked digital data processing devices.
  67. Gupta, Nagesh Chandrasekaran; Vedula, Ravi Srinivasa, System and method for I/O synthesis and for assigning I/O to programmable devices.
  68. Millington, Nicholas A. J., System and method for synchronizing operations among a plurality of independently clocked digital data processing devices.
  69. Millington, Nicholas A. J., System and method for synchronizing operations among a plurality of independently clocked digital data processing devices.
  70. Millington, Nicholas A. J., System and method for synchronizing operations among a plurality of independently clocked digital data processing devices.
  71. Millington, Nicholas A. J., Systems and methods for controlling media players in a synchrony group.
  72. Millington, Nicholas A. J., Systems and methods for synchronizing operations among a plurality of independently clocked digital data processing devices that independently source digital data.
  73. Millington, Nicholas A. J.; Ericson, Michael, Systems and methods for synchronizing operations among a plurality of independently clocked digital data processing devices without a voltage controlled crystal oscillator.
  74. Bates, Paul; Keyser-Allen, Lee; Lang, Jonathan P.; Roberts, Diane; Millington, Nicholas A. J., Systems, methods, apparatus, and articles of manufacture to provide guest access.
  75. Lambourne, Robert A., Updating zone configuration in a multi-zone media system.
  76. Lambourne, Robert A.; Millington, Nicholas A. J., User interfaces for controlling and manipulating groupings in a multi-zone media system.
  77. Lambourne, Robert A., Zone configuration based on playback selections.
  78. Lambourne, Robert A., Zone configurations maintained by playback device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로