$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Software-to-hardware compiler 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
  • G06F-017/50
출원번호 US-0924272 (2001-08-07)
발명자 / 주소
  • Metzgen,Paul
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Fish & Neave IP Group of Ropes & Gray LLP
인용정보 피인용 횟수 : 14  인용 특허 : 31

초록

초록이 없습니다.

대표청구항

대표청구항이 없습니다.

이 특허에 인용된 특허 (31)

  1. Earl A. Killian ; Ricardo E. Gonzalez ; Ashish B. Dixit ; Monica Lam ; Walter D. Lichtenstein ; Christopher Rowen ; John C. Ruttenberg ; Robert P. Wilson ; Albert Ren-Rui Wang ; Dror Eliezer, Automated processor generation system for designing a configurable processor and method for the same.
    상세보기
  2. Shail Aditya Gupta ; B. Ramakrishna Rau ; Richard C. Johnson ; Michael S. Schlansker, Automatic design of VLIW instruction formats.
    상세보기
  3. Sharrit Paul ; Campini Edoardo ; Cornils Curtis L., Communicator having reconfigurable resources.
    상세보기
  4. Alkalaj Leon ; Fang Wai-Chi ; Newell Michael A., Electronic processing and control system with programmable hardware.
    상세보기
  5. Chun Robert K. (Fullerton CA), Expert system compilation method.
    상세보기
  6. Southgate Timothy James, FPGA based configurable CPU additionally including second programmable section for implementation of custom hardware su.
    상세보기
  7. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
    상세보기
  8. Razdan Rahul ; Smith Michael D., Hardware extraction technique for programmable reduced instruction set computers.
    상세보기
  9. Kean Thomas A. (Edinburgh GB6), Hierarchically connectable configurable cellular array.
    상세보기
  10. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
    상세보기
  11. Edwards, Stephen G.; Harris, Jonathan Craig; Jensen, James E.; Kollegger, Andreas Benno; Miller, Ian David; Sunderland Schanck, Christopher Robert; Davis, Donald J., Means and method for compiling high level software languages into algorithmically equivalent hardware representations.
    상세보기
  12. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
    상세보기
  13. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Method for compiling high level programming languages into an integrated processor with reconfigurable logic.
    상세보기
  14. Sven Wuytack BE; Francky Catthoor BE; Hugo De Man BE, Method for determining a storage bandwidth optimized memory organization of an essentially digital device.
    상세보기
  15. Jain Prem P., Method for graphically representing a digital device as a behavioral description with data and control flow elements, and for converting the behavioral description to a structural description.
    상세보기
  16. Nakai Masaaki (Kawachinagano JPX), One-chip microcomputer including a programmable logic array for interrupt control.
    상세보기
  17. Taylor Brad (Oakland CA), Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication.
    상세보기
  18. Robinson Jeffrey I. (New Fairfield CT), Programmable integrated circuit using topological and parametric data to selectively connect and configure different hig.
    상세보기
  19. Kean Thomas A.,GB6, Programmable switch for FPGA input/output signals.
    상세보기
  20. Smith Stephen J., Reconfigurable computer architecture using programmable logic devices.
    상세보기
  21. Smith Stephen J., Reconfigurable computer architecture using programmable logic devices.
    상세보기
  22. Madurawe Raminda (Sunnyvale CA), Reconfigurable programmable logic device having static and non-volatile memory.
    상세보기
  23. Koichi Sato JP; Lcu Semeria ; Giovanni De Micheli, Resolution of dynamic memory allocation/deallocation and pointers.
    상세보기
  24. Anderson Forrest (P.O. Box 1400 Bernalillo NM 87004), Single pulse imaging device.
    상세보기
  25. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Mihal, Andrew, System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implentation and management of hardware resources.
    상세보기
  26. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
    상세보기
  27. Lacey Steve,GB2, System and method for parsing and executing a single instruction stream using a plurality of tightly coupled parsing and.
    상세보기
  28. Panchul Yuri V. ; Soderman Donald A. ; Coleman Denis R., System for converting hardware designs in high-level programming language to hardware implementations.
    상세보기
  29. Ashar, Pranav; Raghunathan, Anand; Bhattacharya, Subhrajit; Gupta, Aarti, Verification of scheduling in the presence of loops using uninterpreted symbolic simulation.
    상세보기
  30. Agarwal Anant ; Babb Jonathan ; Tessier Russell, Virtual interconnections for reconfigurable logic systems.
    상세보기
  31. Kolchinsky Alexander (48 Gray Rd. Andover MA 01810), Virtual processor module including a reconfigurable programmable matrix.
    상세보기

이 특허를 인용한 특허 (14)

  1. Schumacher, Paul R.; Turney, Robert D.; Paluszkiewicz, Mark; Sundararajan, Prasanna; Blodget, Brandon J., Concealed, non-intrusive watermarks for configuration bitstreams.
    상세보기
  2. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
    상세보기
  3. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
    상세보기
  4. Wakabayashi, Kazutoshi, Description processing device, description processing method, and recording medium.
    상세보기
  5. Ritzau, Tobias; Moller, Rickard, Method and software for optimising the positioning of software functions in a memory.
    상세보기
  6. Ebcioglu, Kemal; Kultursay, Emre, Method and system for converting a single-threaded software program into an application-specific supercomputer.
    상세보기
  7. Ebcioglu, Kemal; Kultursay, Emre, Method and system for converting a single-threaded software program into an application-specific supercomputer.
    상세보기
  8. Ebcioglu, Kemal; Kultursay, Emre; Kandemir, Mahmut Taylan, Method and system for converting a single-threaded software program into an application-specific supercomputer.
    상세보기
  9. Patterson,Cameron D.; Sundararajan,Prasanna; Blodget,Brandon J.; McMillan,Scott P., Method and system for identifying essential configuration bits.
    상세보기
  10. Kavipurapu, Gautam, Scheduler for a fine grained graph processor.
    상세보기
  11. Boden, Kurt Thomas, Semaphore soft and hard hybrid architecture.
    상세보기
  12. Metzgen, Paul, Software-to-hardware compiler.
    상세보기
  13. Bendert, Edward J.; Howland, Melissa K.; Shultz, Steven, System, method and program product for control of sequencing of data processing by different programs.
    상세보기
  14. Young, Joshua; Turney, Dianne J., Systems and methods for reconfigurable computing.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로