Method and apparatus for forming an underfill adhesive layer
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
H01L-021/02
출원번호
US-0224291
(2002-08-19)
등록번호
US-7253078
(2007-08-07)
발명자
/ 주소
Nguyen,Luu T.
Nguyen,Hau T.
Patwardhan,Viraj A.
Kelkar,Nikhil
Mostafazadeh,Shahram
출원인 / 주소
National Semiconductor Corporation
대리인 / 주소
Beyer Weaver LLP
인용정보
피인용 횟수 :
12인용 특허 :
58
초록▼
An apparatus and method for forming a layer of underfill adhesive on an integrated circuit in wafer form is described. In one embodiment, the layer of underfill adhesive is disposed and partially cured on the active surface of the wafer. Once the underfill adhesive has partially cured, the wafer is
An apparatus and method for forming a layer of underfill adhesive on an integrated circuit in wafer form is described. In one embodiment, the layer of underfill adhesive is disposed and partially cured on the active surface of the wafer. Once the underfill adhesive has partially cured, the wafer is singulated. The individual integrated circuits or die are then mounted onto a substrate such as a printed circuit board. When the solder balls of the integrated circuit are reflowed to form joints with corresponding contact pads on the substrate, the underfill adhesive reflows and is completely cured. In an alternative embodiment, the underfill adhesive is fully cured after it is disposed onto the active surface of the wafer.
대표청구항▼
The invention claimed is: 1. A method, comprising: fabricating a plurality of integrated circuit dice on an active surface of a wafer; fabricating one or more electrically conductive pads on each of the dice on the active surface of the wafer respectively; forming solder bumps on the one or more el
The invention claimed is: 1. A method, comprising: fabricating a plurality of integrated circuit dice on an active surface of a wafer; fabricating one or more electrically conductive pads on each of the dice on the active surface of the wafer respectively; forming solder bumps on the one or more electrically conductive pads on each of the dice on the active surface of the wafer respectively; applying a layer of underfill adhesive on the active surface of the wafer, the layer of underfill covering the plurality of integrated circuit dice on the active surface of the wafer; and partially curing the layer of underfill adhesive applied to the active surface of the wafer, wherein the curing the underfill adhesive after depositing the underfill involves only partially curing the underfill adhesive without fully curing the underfill adhesive so that the underfill adhesive may be further cured when the associated solder bumps are reflowed to electrically connect the integrated circuit dice to substrates respectively wherein the underfill adhesive includes at least once of the following properties: a specificity of gravity ranging from 1.0 to 1.2; a solvent content ranging from 20% to 40% a cure time of 20 to 30 minutes at 100 to 130 degrees C.; and a filler content of 1% to 10% by weight. 2. The method as recited in claim 1 further comprising singulating the integrated circuits from the wafer wherein at least one of the singulated integrated circuits is a flip chip integrated circuit suitable for encapsulation in a flip chip package. 3. The method as recited in claim 2, further comprising: aligning selected ones of the solder bumps of the flip chip to corresponding bond pads included on a substrate upon which the flip chip is to be mounted; mounting the flip chip integrated circuit on the substrate such that each of the selected solder bumps are in direct contact with the corresponding substrate bond pad; reflowing the solder bumps such that the flip chip bond pads are electrically connected to the corresponding substrate bond pads; and fully curing the underfill adhesive during the reflow of the solder bumps. 4. The method of claim 3, wherein a solder paste is provided on the bond pads of the substrate prior to mounting the flip chip. 5. The method of claim 3, wherein a fluxing material is provided on the substrate prior to mounting the flip chip. 6. The method of claim 1, wherein the underfill adhesive includes one or more of the following components: an epoxy resin, a hardener, a catalyst initiator, a coloring dye, and an inorganic filler. 7. The method of claim 1, wherein the underfill adhesive has a coefficient of thermal expansion substantially similar to a substrate or external device upon which the integrated circuits are mounted. 8. The method of claim 1, wherein the underfill adhesive is applied on the active surface of the wafer at a pre-cured height such that the solder bumps are exposed through the underfill adhesive after the partial curing. 9. The method of claim 8, wherein the pre-cured height of the underfill adhesive applied to the wafer ranges from 140% to 90% of the height of the solder bumps. 10. A method as recited in claim 1, wherein the underfill material is applied using stencil printing. 11. A method as recited in claim 1, wherein the underfill material is applied using one selected from the group consisting of screen printing, molding and spin-on deposition processes. 12. A method as recited in claim 1, wherein the underfill adhesive is selected from the group comprising: epoxies, poly-imides, silicone-polyimide copolymers. 13. The method of claim 1, wherein the underfill adhesive has a coefficient of thermal expansion in the range of approximately 20횞10-6/K to approximately 30횞10-6/K @25째 c. 14. The method of claim 1, wherein the underfill adhesive melts at between 120 to 140 degrees C. and reacts at between 175 to 195 degrees C. 15. The method of claim 1, wherein the underfill adhesive has an elastic modulous in the range of 1 to 10 GPa. 16. The method of claim 1, further comprising forming a dam around the periphery of the wafer to prevent the underfill material deposited onto the active surface of the wafer from flowing off the wafer before the partial curing of the adhesive layer. 17. A method as recited in claim 1, wherein the height of the underfill material after the partial curing is in the range of approximately 60-80% of the height of the solder balls. 18. A method as recited in claim 1 wherein the underfill material after the partial curing is no more than approximately 70% of the height of the solder balls. 19. A method, comprising: fabricating a plurality of integrated circuit dice on an active surface of a wafer; fabricating one or more electrically conductive pads on each of the dice on the active surface of the wafer respectively; forming solder bumps on the one or more electrically conductive pads on each of the dice on the active surface of the wafer respectively; after forming the solder bumps, applying a layer of underfill adhesive on the active surface of the wafer, the layer of underfill covering the plurality of integrated circuit dice on the active surface of the wafer; and partially curing the layer of underfill adhesive applied to the active surface of the wafer, wherein the curing the underfill adhesive after depositing the underfill involves only partially curing the underfill adhesive without fully curing the underfill adhesive so that the underfill adhesive may be further cured when the associated solder bumps are reflowed to electrically connect the integrated circuit dice to substrates respectively wherein the underfill adhesive includes at least once of the following properties: a specificity of gravity ranging from 1.0 to 1.2; a solvent content ranging from 20% to 40% a cure time of 20 to 30 minutes at 100 to 130 degrees C.; and a filler content of 1% to 10% by weight. 20. The method as recited in claim 19 further comprising singulating the integrated circuits from the wafer wherein at least one of the singulated integrated circuits is a flip chip integrated circuit suitable for encapsulation in a flip chip package. 21. The method as recited in claim 20, further comprising: aligning selected ones of the solder bumps of the flip chip to corresponding bond pads included on a substrate upon which the flip chip is to be mounted; mounting the flip chip integrated circuit on the substrate such that each of the selected solder bumps are in direct contact with the corresponding substrate bond pad; reflowing the solder bumps such that the flip chip bond pads are electrically connected to the corresponding substrate bond pads; and fully curing the underfill adhesive during the reflow of the solder bumps. 22. The method of claim 19, wherein the underfill adhesive includes one or more of the following components: an epoxy resin, a hardener, a catalyst initiator, a coloring dye, and an inorganic filler. 23. The method of claim 19, wherein the underfill adhesive has a coefficient of thermal expansion substantially similar to a substrate or external device upon which the integrated circuits are mounted. 24. The method of claim 19, wherein the underfill adhesive is applied on the active surface of the wafer at a pre-cured height such that the solder bumps are exposed through the underfill adhesive after the partial curing. 25. The method of claim 24, wherein the pre-cured height of the underfill adhesive applied to the wafer Yes from 140% to 90% of the height of the solder bumps. 26. A method as recited in claim 19, wherein the underfill material is applied using one selected from the group consisting of screen printing, molding and spin-on deposition processes, or stencil printing. 27. A method as recited in claim 19, wherein the underfill adhesive is selected from the group comprising: epoxies, poly-imides, silicone-polyimide copolymers. 28. The method of claim 19, wherein the underfill adhesive has a coefficient of thermal expansion in the range of approximately 20횞10-6/K to approximately 30횞10-6/K @ 25째 C. 29. The method of claim 19, wherein the underfill adhesive melts at between 120 to 140 degrees C. and reacts at between 175 to 195 degrees C. 30. The method of claim 19, wherein the underfill adhesive has an elastic modulous in the range of 1 to 10 GPa. 31. A method as recited in claim 19, wherein the height of the underfill material after the partial curing is in the range of approximately 60-80% of the height of the solder balls. 32. A method as recited in claim 19, wherein the underfill material after the partial curing is no more than approximately 70% of the height of the solder balls.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (58)
Pennisi Robert W. (Boca Raton FL) Papageorge Marc V. (Plantation FL), Adhesive and encapsulant material with fluxing properties.
Pennisi Robert W. (Boca Raton FL) Papageorge Marc V. (Plantation FL) Urbish Glenn F. (Coral Springs FL), Anisotropic conductive adhesive and encapsulant material.
Ference Thomas G. (Carmel NY) Gruber Peter A. (Mohegan Lake NY) Hernandez Bernardo (Norwalk CT) Palmer Michael J. (Walden NY) Zingher Arthur R. (White Plains NY), Apparatus and method for injection molding solder and applications thereof.
Boyko Christina M. ; Ingraham Anthony P. ; Markovich Voya R. ; Russell David J., Ball limiting metal mask and tin enrichment of high melting point solder for low temperature interconnection.
Capote Miguel A. (4151 Parkside Pl. Carlsbad CA 92008 4) Todd Michael G. (748 Galaxy Vista CA 92084) Manesis Nicholas J. (416 Coyote Creek Cir. San Jose CA 95116) Craig Hugh P. (3400 Hill St. ; No. 1, Electrically conductive compositions and methods for the preparation and use thereof.
Oroskar Anil R. (Downers Grove IL) Johnson James L. (Des Plaines IL), Enhanced membrane separation of monosaccharides utilizing concentration polarization.
Robinson Douglas S. (Ames IA) Jensen Terrence C. (Ames IA) Gray Joseph N. (Ames IA), Integrated energy-sensitive and position-sensitive x-ray detection system.
Pasadyn, Alexander J.; Bode, Christopher A., Method of using damaged areas of a wafer for process qualifications and experiments, and system for accomplishing same.
Morrell Michelle J. ; Machuga Steven C.,DEX ; O'Malley Grace M. ; Carson George A. ; Skipor Andrew ; Zhou Wen Xu ; Wyatt Karl W., Microelectronic assembly including polymeric reinforcement on an integrated circuit die, and method for forming same.
Joseph A. Benenati ; Claude L. Bertin ; William T. Chen ; Thomas E. Dinan ; Wayne F. Ellis ; Wayne J. Howell ; John U. Knickerbocker ; Mark V. Pierson ; William R. Tonti ; Jerzy M. Zalesinsk, Rolling ball connector.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structure including a titanium barrier layer.
Christie Frederick Richard (Endicott NY) Papathomas Kostas I. (Endicott NY) Wang David Wei (Vestal NY), Solder interconnection structure and process for making.
Chow, Seng Guan; Shim, Il Kwon; Kuan, Heap Hoe; Kim, Youngcheol, Integrated circuit packaging system with reinforced encapsulant having embedded interconnect and method of manufacture thereof.
Jiang, Tongbi; Luo, Shijian, Methods for applying front side and edge protection material to electronic devices at the wafer level, devices made by the methods, and systems including the devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.