Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/441
H01L-021/02
출원번호
US-0931541
(2004-08-31)
등록번호
US-7253521
(2007-08-07)
발명자
/ 주소
Ahn,Kie Y.
Forbes,Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg, Woessner & Kluth, P.A.
인용정보
피인용 횟수 :
15인용 특허 :
198
초록▼
Integrated circuits include networks of electrical components that are typically wired, or interconnected, together with aluminum wires. In recent years, researchers have begun using copper in combination with diffusion barriers, rather than aluminum, to form the wires. Unfortunately, typical diffus
Integrated circuits include networks of electrical components that are typically wired, or interconnected, together with aluminum wires. In recent years, researchers have begun using copper in combination with diffusion barriers, rather than aluminum, to form the wires. Unfortunately, typical diffusion barriers add appreciable resistance to the wiring and require costly fabrication methods. Accordingly, the inventors devised one or more exemplary methods for making integrated-circuit wiring from materials, such as copper-, silver-, and gold-based metals. One exemplary method removes two or more masks in a single removal procedure, forms a low-resistance diffusion barrier on two or more wiring levels in a single formation procedure, and fills insulative material around and between two or more wiring levels in a single fill procedure. This and other embodiments hold the promise of simplifying fabrication of integrated-circuit wiring.
대표청구항▼
The invention claimed is: 1. An integrated-memory-circuit assembly comprising: a surface having one or more transistor regions; a first copper-, silver-, or gold-based wiring level having one or more first portions coupled to one or more of the transistor regions, the one or more first portions hav
The invention claimed is: 1. An integrated-memory-circuit assembly comprising: a surface having one or more transistor regions; a first copper-, silver-, or gold-based wiring level having one or more first portions coupled to one or more of the transistor regions, the one or more first portions having a first diffusion-barrier lining and defining a substantially horizontal first plane, with the first plane and the surface bounding at least a portion of a first insulative region; and at least a second copper-, silver-, or gold-based wiring level having one or more second portions electrically coupled and attached to the first wiring level, the one or more second portions having a second diffusion-barrier lining and defining a substantially horizontal second plane which is substantially parallel to the first plane, with the first and second planes bounding at least a portion of a second insulative region that is continuous with the first insulative region, wherein the first and second insulative regions are the same insulative layer, and the first and second diffusion-barrier linings are the same diffusion-barrier lining. 2. The assembly of claim 1, wherein each of the first and second insulative regions consist essentially of an aerogel or xerogel. 3. The assembly of claim 1, wherein the diffusion-barrier lining comprises a graded composition of WSix, where x varies from 2.0 to 2.5. 4. The assembly of claim 1, wherein the diffusion-barrier lining comprises nitrided and graded composition of WSix, where x varies from 2.0 to 2.5. 5. An integrated-circuit assembly comprising: a first wiring level; a second wiring level electrically coupled to the first wiring level via a substantially vertical conductor; and a diffusion barrier around at least a portion of the first wiring level and at least a portion of the second wiring level, wherein the diffusion barrier is a single continuous layer providing continuous multi-level coverage of at least a portion of the first wiring level, the substantially vertical conductor, and at least a portion of the second wiring level. 6. The assembly of claim 5, wherein the first and second wiring levels and the vertical conductor comprises copper-, silver-, or gold-based material. 7. The assembly of claim 5, wherein the first wiring layer includes one or more first substantially planar portions and the second wiring layer includes one or more second substantially planar portions which are substantially parallel to the first substantially planar portions. 8. The assembly of claim 5, further comprising a continuously formed insulation surrounding the first and second wiring levels and the vertical conductor. 9. The assembly of claim 8, wherein the insulation comprises an aerogel or xerogel. 10. An integrated-circuit assembly comprising: a first transistor region; a first wiring level electrically connected to the first transistor region by a first substantially vertical conductor; a second wiring level electrically connected to the first wiring level by a second substantially vertical conductor; and a diffusion barrier having a first continuous portion completely surrounding at least a portion of the first wiring level and a second continuous portion completely surrounding at least a portion of the second wiring level, wherein the diffusion barrier is a single continuous layer. 11. The assembly of claim 10, wherein the first and second wiring levels and the first and second vertical conductors each comprise a copper-, silver-, or gold-based material. 12. The assembly of claim 10, further comprising a continuously formed insulation surrounding the first and second wiring levels and the first and second vertical conductors. 13. The assembly of claim 12, wherein the insulation comprises an aerogel or xerogel. 14. The assembly of claim 10, wherein the diffusion barrier comprises a graded composition of WSix, where x varies from 2.0 to 2.5. 15. An integrated-circuit assembly comprising: a first transistor region; a first wiring level electrically connected to the first transistor region by a first substantially vertical conductor; a second wiring level electrically connected to the first wiring level by a second substantially vertical conductor; a diffusion barrier having a first continuous portion completely surrounding at least a portion of the first wiring level and a second continuous portion completely surrounding at least a portion of the second wiring level, wherein the diffusion barrier is a single continuous layer; and a continuously formed insulation surrounding and contacting the first and second continuous portions of the diffusion barrier. 16. The assembly of claim 15, wherein the first and second wiring levels and the first vertical conductor comprise copper-, silver-, or gold-based material. 17. The assembly of claim 15, wherein the continuously formed insulation comprises an aerogel or xerogel. 18. The assembly of claim 15, wherein the diffusion barrier comprises a graded composition of WSix, where x varies from 2.0 to 2.5. 19. An integrated-circuit assembly comprising: a first transistor region; a first wiring level electrically connected to the first transistor region by a first substantially vertical conductor; a second wiring level electrically connected to the first wiring level by a second substantially vertical conductor; a continuously formed diffusion barrier having a first continuous portion completely encircling at least a portion of the first wiring level, a second continuous portion completely encircling at least a portion of the second wiring level, a third continuous portion completely encircling at least a portion of the first substantially vertical conductor, and a fourth continuous portion completely encircling at least a portion of the second substantially vertical conductor, wherein the diffusion barrier is a single continuous layer; and a single continuously formed insulation layer completely encircling and contacting the first and second portions of the diffusion barrier. 20. The assembly of claim 19, wherein the continuously formed insulation comprises an aerogel or xerogel. 21. The assembly of claim 19, wherein the diffusion-barrier lining comprises a graded composition of WSix, where x varies from 2.0 to 2.5. 22. An integrated-circuit assembly comprising: a first transistor region; a first wiring level electrically connected to the first transistor region by a first substantially vertical conductor; a second wiring level electrically connected to the first wiring level by a second substantially vertical conductor; continuously formed means for inhibiting diffusion and for completely encircling at least a portion of the first wiring level and a portion of the second wiring level, wherein the continuously formed means for inhibiting diffusion is a single continuous layer; and continuously formed means for inhibiting electrical conduction and for completely encircling at least first and second portions of the diffusion barrier. 23. The assembly of claim 22, wherein the continuously formed means for inhibiting electrical conduction comprises an aerogel or xerogel. 24. The assembly of claim 23, wherein the continuously formed means for inhibiting diffusion comprises a graded composition of WSix, where x varies from 2.0 to 2.5. 25. The assembly of claim 22, wherein the first and second wiring levels and the first vertical conductor comprise copper-, silver-, or gold-based material.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (198)
Bruni Marie-Dominique,FRX, Anode for a flat display screen.
Thomas L. Ritzdorf ; Steve L. Eudy ; Gregory J. Wilson ; Paul R. McHugh, Apparatus and method for electrochemical processing of a microelectronic workpiece, capable of modifying processing based on metrology.
Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
Lu Jiong Ping ; Hwang Ming ; Anderson Dirk N. ; Kittl Jorge A. ; Tsai Hun-Lian, CVD-based process for manufacturing stable low-resistivity poly-metal gate electrodes.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Keyser Thomas (Palm Bay FL) Cairns Bruce R. (Los Altos Hills CA) Anand Kranti V. (Sunnyvale CA) Petro William G. (Cupertino CA) Barry Michael L. (Palo Alto CA), Low temperature plasma nitridation process and applications of nitride films formed thereby.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Brors Daniel L. (Los Altos Hills CA) Fair James A. (Mountain View CA) Monnig Kenneth A. (Palo Alto CA), Method and apparatus for deposition of tungsten silicides.
Schmitt Jerome J. (265 College St. (12N) New Haven CT 06510), Method and apparatus for the deposition of solid films of a material from a jet stream entraining the gaseous phase of s.
Omstead Thomas R. ; Wongsenakhum Panya ; Messner William J. ; Nagy Edward J. ; Starks William ; Moslehi Mehrdad M., Method and system for dispensing process gas for fabricating a device on a substrate.
Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
Svendsen Leo Gulvad (Redwood City CA) Walker Clifford James (Fremont CA) Lykins ; II James Leborn (San Jose CA), Method for electroplating a substrate containing an electroplateable pattern.
Cherng Meng-Jaw,TWX ; Li Pei-Wen,TWX, Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices.
Abt Norman E. (Burlingame CA) Moazzami Reza (Oakland CA) Nissan-Cohen Yoav (Zichren Ya\akov ILX), Method for forming a ceramic oxide capacitor having barrier layers.
Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
Cooper Kent J. (Austin TX) Lin Jung-Hui (Austin TX) Roth Scott S. (Austin TX) Roman Bernard J. (Austin TX) Mazure Carlos A. (Austin TX) Nguyen Bich-Yen (Austin TX) Ray Wayne J. (Austin TX), Method for forming contact to a semiconductor device.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Fitzsimmons John A. (Poughkeepsie NY) Havas Janos (Hopewell Junction NY) Lawson Margaret J. (Newburgh NY) Leonard Edward J. (Fishkill NY) Rhoads Bryan N. (Pine Bush NY), Method for forming patterned films on a substrate.
Yang Tsung-Ju,TWX ; Wang Chien-Mei,TWX ; Kang Tsung-Kuei,TWX, Method for making intermetal dielectrics (IMD) on semiconductor integrated circuits using low dielectric constant spin-on polymers.
van Laarhoven Josephus M. F. G. (Eindhoven NLX) de Bruin Leendert (Eindhoven NLX) van Arendonk Anton P. M. (Eindhoven NLX), Method of enabling electrical connection to a substructure forming part of an electronic device.
Thomas Michael E. (Cupertino CA) Chinn Jeffrey D. (Foster City CA), Method of fabricating a high performance interconnect system for an integrated circuit.
Ashley Leon ; Dalal Hormazdyar M. ; Nguyen Du Binh ; Rathore Hazara S. ; Smith Richard G., Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
Stevens E. Henry ; Berner Robert W., Process architecture and manufacturing tool sets employing hard mask patterning for use in the manufacture of one or more metallization levels on a workpiece.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Paul A. Farrar, Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy.
Ping-Chuan Wang ; Ronald G. Filippi ; Robert D. Edwards ; Edward W. Kiewra ; Roy C. Iggulden, Process of enclosing via for improved reliability in dual damascene interconnects.
Cheung Robin W. (Cupertino CA) Chang Mark S. (Los Altos CA), Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and h.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Baum Thomas H. (San Jose CA) Houle Frances A. (Fremont CA) Jones Carol R. (San Jose CA) Kovac Caroline A. (Ridgefield CT), Selective deposition of copper.
Dennison Charles H. ; Doan Trung T., Self-aligned process for making contacts to silicon substrates during the manufacture of integrated circuits therein.
Blalock Guy T. ; Howard Bradley J., Self-limiting method of reducing contamination in a contact opening, method of making contacts and semiconductor devices therewith, and resulting structures.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Semiconductor device having a low permittivity dielectric.
Xu Zheng ; Forster John ; Yao Tse-Yong, Semiconductor device having a low thermal budget metal filling and planarization of contacts, vias and trenches.
Kitch Vassili, Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Cabral ; Jr. Cyril (Ossining NY) Colgan Evan G. (Suffern NY) Grill Alfred (White Plains NY), Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum.
Isik C. Kizilyalli ; Sailesh M. Merchant ; Joseph R. Radosevich, Tungsten silicide nitride as a barrier for high temperature anneals to improve hot carrier reliability.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.