Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/31
H01L-021/02
출원번호
US-0967998
(2004-10-19)
등록번호
US-7256142
(2007-08-14)
발명자
/ 주소
Fitzgerald,Eugene A.
출원인 / 주소
AmberWave Systems Corporation
대리인 / 주소
Goodwin Procter LLP
인용정보
피인용 횟수 :
27인용 특허 :
273
초록▼
Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to
Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography.
대표청구항▼
What is claimed is: 1. A method comprising: providing a substrate; and forming a FET by; forming a gate stack over the substrate, thereby defining a channel below the gate stack, and providing a strain-inducing material over at least a portion of the substrate, wherein the strain-inducing material
What is claimed is: 1. A method comprising: providing a substrate; and forming a FET by; forming a gate stack over the substrate, thereby defining a channel below the gate stack, and providing a strain-inducing material over at least a portion of the substrate, wherein the strain-inducing material induces a strain in the channel, the strained channel has an average surface roughness of no more than approximately 2 nm, and forming the FET comprises forming a metal suicide region. 2. The method of claim 1, wherein the strained channel comprises at least one of silicon and germanium. 3. The method of claim 1, wherein the strained channel is tensilely strained. 4. The method of claim 1, wherein the strained channel is compressively strained. 5. The method of claim 1, wherein the strained channel has a surface roughness of less than approximately 0.77 nm. 6. The method of claim 1, wherein the strain-inducing material comprises silicon. 7. The method of claim of claim 6, further comprising: forming a device isolation region for the FET. 8. The method of claim 7, wherein the device isolation region is proximate the strain-inducing material. 9. The method of claim 7, wherein the device isolation region is selected from the group consisting of an STI region and a LOCOS region. 10. The method of claim 1, wherein the strain-inducing material comprises germanium. 11. The method of claim of claim 10, further comprising: forming a device isolation region for the FET. 12. The method of claim 11, wherein the device isolation region is disposed proximate the strain-inducing material. 13. The method of claim 11, wherein the device isolation region is selected from the group consisting of an STI region and a LOCOS region. 14. The method of claim 1, wherein providing the substrate comprises providing an insulator layer, and the strained channel is defined over the insulator layer. 15. The method of claim 14, wherein the insulator layer comprises SiO2. 16. The method of claim 14, wherein providing the insulator layer comprises wafer bonding. 17. The method of claim 1, wherein the strained channel is disposed over an insulator layer. 18. The method of claim 1, wherein the strained channel is disposed over a relaxed material. 19. The method of claim 1, wherein providing the strain-inducing material comprises epitaxial growth. 20. The method of claim 1, wherein the metal suicide region comprises an alloy of a metal and SiGe. 21. The method of claim 20, wherein the metal is selected from the group consisting of titanium, cobalt, and nickel. 22. The method of claim 1, wherein forming the metal silicide region comprises deposition and annealing. 23. The method of claim 1, wherein forming the FET comprises providing a source region and a drain region, and the metal silicide region is formed over at least one of the source and the drain regions. 24. The method of claim 23, further comprising: providing a layer comprising at least one of silicon and germanium in at least one of the source and the drain regions prior to forming the metal silicide region. 25. The method of claim 24, wherein the layer comprising at least one of silicon and germanium is substantially strained. 26. The method of claim 1, wherein the strained channel is disposed proximate a material comprising germanium. 27. The method of claim of claim 1, further comprising: forming a device isolation region for the FET. 28. The method of claim 27, wherein the device isolation region is formed proximate a material comprising germanium. 29. The method of claim 27, wherein the device isolation region is selected from the group consisting of an STI region and a LOGOS region. 30. A method comprising: providing a substrate consisting essentially of one or more semiconductor materials; and forming a FET by: forming a gate stack over the substrate, thereby defining a channel below the gate stack, providing a strain-inducing material over at least a portion of the substrate, providing a source region and a drain region, and forming a metal silicide region over at least one of the source region and the drain region, the metal silicide region comprising an alloy of nickel and SiGe, wherein (i) the strain-inducing material induces a strain in the channel, (ii) the strain-inducing material comprises SiGe, and is disposed in the source region and the drain region, and (iii) the strained channel has an average surface roughness of less than approximately 0.77 nm and consists essentially of silicon. 31. The method of claim 30, wherein the strain-inducing material consists essentially of SiGe. 32. The method of claim 30, wherein the substrate consists essentially of Si and Ge. 33. The method of claim 30, wherein the substrate consists essentially of Si. 34. The method of claim 29, wherein the strained channel is compressively strained.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (273)
Lung Hsing Lan,TWX ; Lu Tao Cheng,TWX ; Wang Mam Tsung,TWX, 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Fischer Hermann,DEX ; Hofmann Franz,DEX, CMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layer.
Bradbury Donald R. (Palo Alto CA) Tsao Chi-Wing (Piedmont CA) Kamins Theodore I. (Palo Alto CA), CVD lateral epitaxial growth of silicon over insulators.
Harame David L. (Mohegan Lake NY) Patton Gary L. (Poughkeepsie NY) Stork Maria C. (Yorktown Heights NY), Complementary bipolar transistor structure and method for manufacture.
Baca Albert G. (Albuquerque NM) Drummond Timothy J. (Albuquerque NM) Robertson Perry J. (Albuquerque NM) Zipperian Thomas E. (Albuquerque NM), Complementary junction heterostructure field-effect transistor.
Yeo, Yee-Chia; Lin, Chun Chieh; Yang, Fu-Liang; Hu, Chen Ming, Complementary metal oxide semiconductor transistor technology using selective epitaxy of a strained silicon germanium layer.
Ismail Khaled E. (Cairo NY EGX) Stern Frank (Pleasantville NY), Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers.
Horstmann Manfred,DEX ; Wieczorek Karsten,DEX ; Hause Frederick N., Device improvement by source to drain resistance lowering through undersilicidation.
Harari Eliyahou ; Guterman Daniel C. ; Samachisa George ; Yuan Jack H., Dual floating gate EEPROM cell array with steering gates shared adjacent cells.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Wieczorek, Karsten; Stephan, Rolf; Horstmann, Manfred; Kruegel, Stephan, Field effect transistor with an improved gate contact and method of fabricating the same.
Furukawa Toshiharu ; Ellis-Monaghan John Joseph ; Slinkman James Albert, High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe.
Jack Oon Chu ; Richard Hammond ; Khalid EzzEldin Ismail ; Steven John Koester ; Patricia May Mooney ; John A. Ott, High speed composite p-channel Si/SiGe heterostructure for field effect devices.
Brigham Lawrence N. (Beaverton OR) Lee Yung-Huei (Sunnyvale CA) Chau Robert S. (Beaverton OR) Cotner Raymond E. (Beaverton OR), High tensile nitride layer.
Meyerson Bernard S. (Yorktown Heights NY), Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
Bich-Yen Nguyen ; William J. Taylor, Jr. ; Philip J. Tobin ; David L. O'Meara ; Percy V. Gilbert ; Yeong-Jyh T. Lii ; Victor S. Wang, Method for forming a semiconductor device with an opening in a dielectric layer.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Xie Ya-Hong (Flemington NJ), Method for making low defect density semiconductor heterostructure and devices made thereby.
Selvakumar Chettypalayam R. (Waterloo CAX) Chamberlain Savvas G. (Waterloo CAX), Method for making silicon-germanium devices using germanium implantation.
Karapiperis Leonidas (Bourg la Reine FRX) Pribat Didier (Paris FRX), Method for the directed modulation of the composition or doping of semiconductors, notably for the making of planar type.
Nuttall Michael ; Ping Er-Xuan ; Hu Yongjun Jeff, Method of depositing polysilicon, method of fabricating a field effect transistor, method of forming a contact to a substrate, method of forming a capacitor.
Andideh Ebrahim ; Brigham Lawrence ; Chau Robert S. ; Ghani Tahir ; Jan Chia-Hong ; Sandford Justin ; Taylor Mitchell C., Method of fabricating a MOS transistor with a raised source/drain extension.
Shideler, Jay Albert; Prasad, Jayasimha Swamy; Schlupp, Ronald Lloyd; Bechdolt, Robert William, Method of fabricating a bipolar transistor using selective epitaxially grown SiGe base layer.
Murthy, Anand S.; Chau, Robert S.; Morrow, Patrick; Jan, Chia-Hong; Packan, Paul, Method of fabricating a field effect transistor structure with abrupt source/drain junctions.
Fitzgerald, Eugene A., Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuits.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Method of fabricating defect-free silicon on an insulating substrate.
Lynch William T. (Apex NC) Wang Kang L. (Santa Monica CA) Tanner Martin O. (Duarte CA), Method of fabricating quantum bridges by selective etching of superlattice structures.
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
Chu, Jack O.; Huang, Feng-Yi; Koester, Steven J.; Sadana, Devendra K., Method of forming a SiGe-on-insulator substrate using separation by implantation of oxygen.
Abernathey John R. (Essex VT) Cronin John E. (Milton VT) Lasky Jerome B. (Essex Junction VT), Method of forming metal-strapped polysilicon gate electrode for FET device.
Zdebel Peter J. (Mesa AZ) Vasquez Barbara (Chandler AZ) Liaw Hang M. (Scottsdale AZ) Seelbach Christian A. (Scottsdale AZ), Method of forming planar isolation regions.
Gardner Mark I. ; Fulford H. Jim ; Wristers Derick J., Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication.
Cronin John E. (Milton VT) Kaanta Carter W. (Colchester VT) Mann Randy W. (Jericho VT) Meulemans Darrell (Jericho VT) Starkey Gordon S. (Essex Junction VT), Method of making overpass mask/insulator for local interconnects.
Cheong, Woo Seock; Roh, Eui Beom, Method of manufacturing a contact plug in a semiconductor device using selective epitaxial growth of silicon process.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Taylor, Jr., William J.; Orlowski, Marius; Gilmer, David C.; Alluri, Prasad V.; Hobbs, Christopher C.; Rendon, Michael J.; Clejan, Iuval R., Method of recrystallizing an amorphous region of a semiconductor.
Krishna Vepa (St. Charles MO) Wisnieski Michael S. (O\Fallon MO) Illig Lois (Troy MO), Method of rough polishing semiconductor wafers to reduce surface roughness.
Zhang, Zhibo; Misra, Veena; Bedair, Salah M. A.; Ozturk, Mehmet, Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates.
Dmbkes Heinrich (Ulm DEX) Herzog Hans-J. (Neu-Ulm DEX) Jorke Helmut (Gerstetten DEX), Modulation doped field effect transistor with doped SixGe1-x-intrinsic Si layering.
Maa, Jer-Shen; Tweet, Douglas J.; Hsu, Sheng Teng; Lee, Jong-Jan, Molecular hydrogen implantation method for forming a relaxed silicon germanium layer with high germanium content.
Paton, Eric N.; Xiang, Qi; Besser, Paul R.; Lin, Ming-Ren; Ngo, Minh V.; Wang, Haihong, Mosfets incorporating nickel germanosilicided gate and methods for their formation.
Arimilli, Ravi Kumar; Fields, Jr., James Stephen; Guthrie, Guy Lynn; Joyner, Jody Bern; Lewis, Jerry Don, Multiprocessor system bus protocol with group addresses, responses, and priorities.
Canaperi, Donald F.; Chu, Jack Oon; D'Emic, Christopher P.; Huang, Lijuan; Ott, John Albrecht; Wong, Hon-Sum Philip, Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique.
Hartswick Thomas J. (Underhill VT) Kaanta Carter W. (Colchester VT) Lee Pei-Ing P. (Williston VT) Wright Terrance M. (Williston VT), Process for forming refractory metal silicide layers of different thicknesses in an integrated circuit.
Bensahel Daniel,FRX ; Campidelli Yves,FRX ; Hernandez Caroline,FRX ; Rivoire Maurice,FRX, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively.
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Shimizu Hitoshi (Yokohama JPX) Hirayama Yoshiyuki (Yokohama JPX) Irikawa Michinori (Yokohama JPX), Schottky junction device having a Schottky junction of a semiconductor and a metal.
Kamins Theodore I. (Palo Alto) Noble David B. (Sunnyvale) Hoyt Judy L. (Palo Alto) Gibbons James F. (Palo Alto) Scott Martin P. (San Francisco CA), Selective and non-selective deposition of Si1-xGex on a Si subsrate that is partially maske.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Pleasanton CA) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC) Wortman Jimmie J. (Chapel Hill NC), Selective deposition of doped silicon-germanium alloy on semiconductor substrate, and resulting structures.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Raleigh NC) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC), Selective deposition of doped silion-germanium alloy on semiconductor substrate.
Ozturk Mehmet (Cary NC) Wortman Jimmie (Chapel Hill NC) Grider Douglas (Raleigh NC), Selective germanium deposition on silicon and resulting structures.
Ajmera, Atul Champaklal; Cabral, Jr., Cyril; Carruthers, Roy Arthur; Chan, Kevin Kok; Cohen, Guy Moshe; Kozlowski, Paul Michael; Lavoie, Christian; Newbury, Joseph Scott; Roy, Ronnen Andrew, Self-aligned silicide (salicide) process for strained silicon MOSFET ON SiGe and structure formed thereby.
Cabral, Jr., Cyril; Chan, Kevin Kok; Cohen, Guy Moshe; Guarini, Kathryn Wilder; Lavoie, Christian; Roy, Ronnen Andrew; Solomon, Paul Michael, Self-aligned silicide process utilizing ion implants for reduced silicon consumption and control of the silicide formation temperature and structure formed thereby.
Agnello, Paul D.; Chen, Bomy A.; Crowder, Scott W.; Divakaruni, Ramachandra; Iyer, Subramanian S.; Sinitsky, Dennis, Semiconductor chip having both compact memory and high performance logic.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Wieczorek Karsten,DEX ; Raab Michael,DEX ; Stephan Rolf,DEX, Semiconductor device having metal silicide regions of differing thicknesses above the gate electrode and the source/drain regions, and method of making same.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Kauffmann Bruce A. (Jericho VT) Lam Chung H. (Williston VT) Lasky Jerome B. (Essex Junction VT), Semiconductor memory cell and memory array with inversion layer.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
Kenji Orita JP; Masahiro Isida JP; Shinji Nakamura JP; Masaaki Yuri JP; Nobuyuki Uemura JP, Substrate containing compound semiconductor, method for manufacturing the same and semiconductor device using the same.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Ramaswami Ravi ; Joseph Victor ; Cao Min ; Kamins Theodore I. ; Whitlock John P. ; Prem Anil, Thermal inkjet printhead and high-efficiency polycrystalline silicon resistor system for use therein.
Chau Robert S. ; Chern Chan-Hong ; Jan Chia-Hong ; Weldon Kevin R. ; Packan Paul A. ; Yau Leopoldo D., Transistor with ultra shallow tip and method of fabrication.
Chau Robert S. ; Chern Chan-Hong ; Jan Chia-Hong ; Weldon Kevin R. ; Packan Paul A. ; Yau Leopoldo D., Transistor with ultra shallow tip and method of fabrication.
Favors ; Jr. Wesley ; MacDonald Eric William ; Mukherjee Subir ; Warriner Lynn Albert, Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS.
Abou-Khalil, Michel J.; Gauthier, Jr., Robert J.; Lee, Tom C.; Li, Junjun; Putnam, Christopher S.; Mitra, Souvick, Design structures for high-voltage integrated circuits.
Abadeer, Wagdi W.; Chatty, Kiran V.; Gauthier, Jr., Robert J.; Rankin, Jed H.; Shi, Yun; Tonti, William R., Device and design structures for memory cells in a non-volatile random access memory and methods of fabricating such device structures.
Abadeer, Wagdi W.; Chatty, Kiran V.; Gauthier, Jr., Robert J.; Rankin, Jed H.; Shi, Yun; Tonti, William R., Device structures for a metal-oxide-semiconductor field effect transistor and methods of fabricating such device structures.
Tabatabaie, Kamal; Davis, Michael S.; LaRoche, Jeffrey R.; Kaper, Valery S.; Bettencourt, John P., Electrical contacts for CMOS devices and III-V devices formed on a silicon substrate.
Ando, Takashi; Cartier, Eduard A.; Chan, Kevin K.; Narayanan, Vijay, Sacrificial silicon germanium channel for inversion oxide thickness scaling with mitigated work function roll-off and improved negative bias temperature instability.
Kaper, Valery S.; Bettencourt, John P.; LaRoche, Jeffrey R.; Tabatabaie, Kamal, Semiconductor structures having both elemental and compound semiconductor devices on a common substrate.
Abou-Khalil, Michel J.; Gauthier, Jr., Robert J.; Lee, Tom C.; Li, Junjun; Putnam, Christopher S.; Souvick, Mitra, Semiconductor-on-insulator high-voltage device structures, methods of fabricating such device structures, and design structures for high-voltage circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.