System and method for graceful shutdown of host processor cards in a server system
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/00
G06F-009/24
G06F-015/177
G06F-015/16
출원번호
US-0923976
(2001-08-07)
등록번호
US-7263620
(2007-08-28)
발명자
/ 주소
Bresniker,Kirk
Koch,James K.
출원인 / 주소
Hewlett Packard Development Company, L.P.
인용정보
피인용 횟수 :
5인용 특허 :
38
초록▼
A host processor card configured to be fitted into a server system includes a processor, and a memory coupled to the processor for storing an operating system. A power control line controls the power state of the host processor card. A graceful shutdown circuit is coupled to the processor and the po
A host processor card configured to be fitted into a server system includes a processor, and a memory coupled to the processor for storing an operating system. A power control line controls the power state of the host processor card. A graceful shutdown circuit is coupled to the processor and the power control line. The processor is configured to provide a graceful shutdown signal to the graceful shutdown circuit. The graceful shutdown circuit is configured to allow a graceful shutdown of the host processor card when the power control line indicates that the host processor card is to be powered down if the processor has provided the graceful shutdown signal.
대표청구항▼
What is claimed is: 1. A host processor card configured to be fitted into a server system, the host processor card comprising: a processor; a memory coupled to the processor for storing an operating system; a power control line for controlling the power state of the host processor card; a graceful
What is claimed is: 1. A host processor card configured to be fitted into a server system, the host processor card comprising: a processor; a memory coupled to the processor for storing an operating system; a power control line for controlling the power state of the host processor card; a graceful shutdown circuit coupled to the processor and the power control line, the processor configured to automatically provide a graceful shutdown signal to the graceful shutdown circuit based on a boot-up state of the operating system, the graceful shutdown circuit configured to allow a graceful shutdown of the host processor card when the power control line indicates that the host processor card is to be powered down if the processor has provided the graceful shutdown signal; and wherein the graceful shutdown circuit is configured to allow an immediate shutdown of the host processor card when a received power control signal indicates that the host processor card is to be powered down if the processor has not provided the graceful shutdown signal, wherein the graceful shutdown circuit further comprises a monitor circuit coupled to the power control line and coupled to the processor, the monitor circuit configured to provide an indication of the status of the power control line to the processor, and a switch circuit coupled to the power control line and coupled to the processor, the switch circuit configured to override a power down signal on the power control line and thereby maintain power to the host processor card if the processor has provided the graceful shutdown signal to the graceful shutdown circuit. 2. The host processor card of claim 1, wherein the power control line is coupled to a switch that is configured to close when the host processor card is inserted into the server system, causing the power control line to indicate tat the host processor card is to be powered up. 3. The host processor card of claim 2, wherein the switch is configured to open when the host processor card is being removed from the server system, causing the power control line to indicate that the host processor card is to be powered down. 4. The host processor card of claim 2 or claim 3, wherein the power control line is coupled to a server management card that is configured to control the power state of the host processor card via the power control line when the switch is closed. 5. The host processor card of claim 1, wherein the processor includes a register for indicating when a graceful shutdown is to be performed, and wherein the operating system is configured to write a value to the register indicating whether a graceful shutdown is to be performed. 6. The host processor card of claim 5, wherein the operating system is configured to write a value to the register indicating that a graceful shutdown is to be performed when the operating system boots up to a point that an immediate shutdown should not be performed. 7. The host processor card of claim 1, wherein the graceful shutdown circuit further comprises a manual emergency switched coupled to the switch circuit, the emergency switch configured to cause immediate shutdown of the host processor card. 8. A graceful shutdown circuit for a host processor card configured to be fitted into a server system, the graceful shutdown circuit comprising: a power control line for controlling the power state of the host processor card via a server management card of the server system; a monitor circuit for monitoring the state of the power control line, the monitor circuit including a first output configured to be coupled to a processor of the host processor card to indicate the state of the power control line; a first input configured to be coupled to a processor of the host processor card, the first input indicating whether a graceful shutdown is to be performed; a switch circuit coupled to the first input and the power control line, the switch circuit configured to override a power down signal from the server management card on the power control line and thereby maintain power to the host processor card via the power control line when the first input indicates that a graceful shutdown is to be performed; and wherein the switch circuit is configured to allow an immediate shutdown of the host processor card when the first input indicates that a graceful shutdown is not to be performed. 9. The graceful shutdown circuit of claim 8, wherein the graceful shutdown circuit further comprises a manual emergency switch coupled to the switch circuit, the emergency switch configured to cause immediate shutdown of the host processor card. 10. A method of gracefully shutting down a host processor card in a server system, the method comprising: monitoring a power control line that controls the power state of the host processor card; providing a graceful shutdown indication from an operating system of the host processor card to a processor of the host processor card when the operating system boots up to a point that an immediate shutdown of the host processor card should not be performed; outputting a graceful shutdown signal from the processor when an immediate shutdown of the host processor card should not be performed; overriding the power control line when the processor outputs the graceful shutdown signal, thereby maintaining power to the host processor card; initiating a graceful shutdown of the operating system when the power control line provides a power down signal if the operating system has provided the graceful shutdown indication to the processor; and allowing an immediate shutdown of the host processor card when the power control line provides a power down signal if the operating system has not provided the graceful shutdown indication to the processor. 11. The method of claim 10, wherein the power control line is coupled to a switch that is configured to close when the host processor card is inserted into the server system, causing the power control line to indicate that the host processor card is to be powered up. 12. The method of claim 11, wherein the switch is configured to open when the host processor card is being removed from the server system, causing the power control line to indicate that the host processor card is to be powered down. 13. The method of claim 11 or claim 12, wherein the power control line is coupled to a server management card that is configured to control the power state of the host processor card via the power control line when the switch is closed. 14. The method of claim 10 wherein the graceful shutdown indication is provided by the operating system by writing a value to a register of the processor. 15. The method of claim 10 and further comprising: providing a manual emergency switch for causing an immediate shutdown of the host processor card.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (38)
Allen Jonathan Michael ; Moertl Daniel Frank ; Neal Danny Marvin ; Nordstrom Gregory Michael ; Osten Thomas James, Adapter card with vendor unique differentiation and customization using PCI sideband signals.
Jewett Douglas E. (Austin TX) Bereiter Tom (Austin TX) Vetter Brian (Austin TX) Banton Randall G. (Austin TX) Cutts ; Jr. Richard W. (Georgetown TX) Westbrook ; deceased Donald C. (late of Austin TX , Fault-tolerant computer system with online recovery and reintegration of redundant components.
Bodette Edward James ; Bulluck John Gary ; Durham Christopher Lee ; Miles Anthony Wayne ; Oakley Brian Scott, Low profile computer or communications network interconnecting device and housing therefor.
Mitchell Craig G. ; Dempsey Michael P. ; D'Souza Christian A. ; Pandey Chandra S. ; Salzman Scot W., Management shutdown and reset of embedded systems.
Byers Russell Francis,CAX ; Duchaine Joseph Marcel Gilles,CAX ; Schuett Michael Leonard,CAX ; Grootenboer Cornelius Jacob,GBX, Method and controller for controlling shutdown of a processing unit.
Berg, Mark R.; Fuller, Billy G.; Sueper, David Martin, Operating system shutdown absent a display and keyboard for a processor located on a printed circuit board.
Han Jae-Sup,KRX ; Kim Kwang-Soo,KRX ; Lee Young-Soo,KRX ; Her Nam-Il,KRX, Power switch on/off mechanism of plug-in unit driven by an insertion/ejection device in a printed circuit board.
Craig G. Mitchell ; Michael P. Dempsey ; Christian A. D'Souza ; Chandra S. Pandoy ; Scot W. Salzman, Push button shutdown and reset of embedded systems.
Byers Russell F. (Ottawa CAX) Duchaine Joseph M. G. (Ottawa CAX) Schuett Michael L. (Ottawa CAX) Grootenboer Cornelius J. (Bishop\s Stortford GBX), System for monitoring and controlling operation of multiple processing units.
Kelly, Peter W.; K M, Shankar; Mavilla Venkata, Mahendra Krishna; Periasamy, Kiruthikalakshmi, In-line backup power source incorporating communication capability.
Kelly, Peter W.; KM, Shankar; Mavilla Venkata, Mahendra Krishna; Periasamy, Kiruthikalakshmi, In-line backup power source incorporating communication capability.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.