Programmable lookup table with dual input and output terminals in RAM mode
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03K-019/173
출원번호
US-0152736
(2005-06-14)
등록번호
US-7265576
(2007-09-04)
발명자
/ 주소
Kondapalli,Venu M.
Bauer,Trevor J.
Chirania,Manoj
Costello,Philip D.
Young,Steven P.
출원인 / 주소
Xilinx, Inc.
인용정보
피인용 횟수 :
12인용 특허 :
66
초록▼
A programmable lookup table optionally provides two input signals and two output signals to an interconnect structure of a programmable integrated circuit when programmed to function as a random access memory (RAM). An integrated circuit includes an interconnect structure and a N-input lookup table
A programmable lookup table optionally provides two input signals and two output signals to an interconnect structure of a programmable integrated circuit when programmed to function as a random access memory (RAM). An integrated circuit includes an interconnect structure and a N-input lookup table (LUT) having input and output terminals coupled to the interconnect structure. The LUT can be configured to function as a single-bit wide RAM (e.g., a (2**N)횞1 RAM) having N input address signals coupled to the interconnect structure and one output signal coupled to the interconnect structure, or as a multi-bit wide RAM (e.g., a (2**(N-1))횞2 RAM) having fewer than N (e.g., N-1) input address signals coupled to the interconnect structure and at least two output signals coupled to the interconnect structure. Optionally, the LUT can also be configured as shift register logic, e.g., a 2**(N-1)-bit shift register or two 2**(N-2)-bit shift registers.
대표청구항▼
What is claimed is: 1. An integrated circuit, comprising: an interconnect structure; and an N-input lookup table (LUT) having exactly N LUT input terminals coupled to the interconnect structure, and further having first and second LUT output terminals, wherein N is an integer, wherein the LUT is co
What is claimed is: 1. An integrated circuit, comprising: an interconnect structure; and an N-input lookup table (LUT) having exactly N LUT input terminals coupled to the interconnect structure, and further having first and second LUT output terminals, wherein N is an integer, wherein the LUT is configurable as a multi-bit wide random access memory (RAM) having fewer than N input address signals coupled to the interconnect structure and at least two output signals coupled to the interconnect structure, and wherein the LUT is further configurable as a single-bit wide RAM having N input address signals coupled to the interconnect structure and one output signal coupled to the interconnect structure. 2. The integrated circuit of claim 1, wherein: the single-bit wide RAM comprises a (2**N)횞1 RAM; and the multi-bit wide RAM comprises a (2**(N-1))횞2 RAM having N-1 input address signals coupled to the interconnect structure and two output signals coupled to the interconnect structure. 3. The integrated circuit of claim 1, wherein N is six. 4. The integrated circuit of claim 1, wherein the LUT is further configurable as shift register logic. 5. The integrated circuit of claim 4, wherein the shift register logic comprises a 2**(N-1)-bit shift register. 6. The integrated circuit of claim 4, wherein the shift register logic comprises two 2**(N-2)-bit shift registers. 7. The integrated circuit of claim 4, wherein each shift register bit in the shift register logic comprises two memory cells of the LUT, a first memory cell functioning as a master latch and a second memory cell functioning as a slave latch. 8. The integrated circuit of claim 1, wherein the integrated circuit comprises a field programmable gate array (FPGA). 9. The integrated circuit of claim 8, wherein the LUT comprises a plurality of configuration memory cells of the FPGA. 10. An integrated circuit, comprising: an interconnect structure; an N-input lookup table (LUT) having exactly N LUT input terminals coupled to the interconnect structure, and further having first and second LUT output terminals, wherein N is an integer; and means for configuring the LUT as a selected one of a single-bit wide RAM having N input address signals coupled to the interconnect structure and one output signal coupled to the interconnect structure, and a multi-bit wide RAM having fewer than N input address signals coupled to the interconnect structure and at least two output signals coupled to the interconnect structure. 11. The integrated circuit of claim 10, wherein: the single-bit wide RAM comprises a (2**N)횞1 RAM; and the multi-bit wide RAM comprises a (2**(N-1))횞2 RAM having N-1 input address signals coupled to the interconnect structure and two output signals coupled to the interconnect structure. 12. The integrated circuit of claim 10, wherein N is six. 13. The integrated circuit of claim 10, wherein the means for configuring the LUT further comprises means for configuring the LUT as shift register logic. 14. The integrated circuit of claim 13, wherein the shift register logic comprises a 2**(N-1)-bit shift register. 15. The integrated circuit of claim 13, wherein the shift register logic comprises two 2**(N-2)-bit shift registers. 16. The integrated circuit of claim 13, wherein each shift register bit in the shift register logic comprises two memory cells of the LUT, a first memory cell functioning as a master latch and a second memory cell functioning as a slave latch. 17. The integrated circuit of claim 10, wherein the integrated circuit comprises a field programmable gate array (FPGA). 18. The integrated circuit of claim 17, wherein the LUT comprises a plurality of configuration memory cells of the FPGA.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (66)
Subramani Kengeri, 2T dual-port DRAM in a pure logic process with non-destructive read capability.
Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
McGettigan Edward S. ; Tran Jennifer T. ; Goetting F. Erich, Method for design implementation of routing in an FPGA using placement directives such as local outputs and virtual buffers.
Cliff, Richard G.; Heile, Francis B.; Huang, Joseph; Mendel, David W.; Pendersen, Bruce B.; Sung, Chiakang; Veenstra, Kerry; Wang, Bonnie I., PCI-compatible programmable logic devices.
Cliff Richard G. ; Reddy Srinivas T. ; Jefferson David E. ; Raman Rina ; Cope L. Todd ; Lane Christopher F. ; Huang Joseph ; Heile Francis B. ; Pedersen Bruce B. ; Mendel David W. ; Lytle Craig S. ; , Programmable logic array integrated circuit devices.
El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
Lewis, David M.; Leventis, Paul; Lee, Andy L.; Kim, Henry; Pedersen, Bruce; Wysocki, Chris; Lane, Christopher F.; Marquardt, Alexander; Santurkar, Vikram; Betz, Vaughn, Versatile logic element and logic array block.
Bauer, Trevor J.; Lindholm, Jeffrey V.; Goetting, F. Erich; Talley, Bruce E.; Tanikella, Ramakrishna K.; Young, Steven P., Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies.
Goetting,F. Erich; Bauer,Trevor J.; McGuire,Patrick J.; Talley,Bruce E.; Wu,Paul Ying Fung; Young,Steven P., Methods of providing a family of related integrated circuits of different sizes.
Pang,Raymond C.; Bauer,Trevor J.; Goetting,F. Erich; Talley,Bruce E.; Young,Steven P., Methods of providing families of integrated circuits with similar dies partially disabled using product selection codes.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.