$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for accessing stored data in a reconfigurable IC

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
출원번호 US-0082230 (2005-03-15)
등록번호 US-7268586 (2007-09-11)
발명자 / 주소
  • Redgrave,Jason
출원인 / 주소
  • Tabula, Inc.
대리인 / 주소
    Adeli Law Group PLC
인용정보 피인용 횟수 : 35  인용 특허 : 102

초록

Some embodiments provide a first interconnect circuit for accessing stored data in a reconfigurable IC. The reconfigurable IC has at least one reconfigurable circuit and a set of storage elements for storing several data sets for the particular reconfigurable circuit. The first interconnect circuit

대표청구항

I claim: 1. A reconfigurable IC comprising: a) a particular reconfigurable circuit; b) a set of storage elements for storing a plurality of data sets for the particular reconfigurable circuit; and c) first, second, and third interconnect circuits, wherein the third interconnect circuit connects to

이 특허에 인용된 특허 (102)

  1. Lo, William, Circuit for reducing pin count of a semiconductor chip and method for configuring the chip.
  2. Cliff Richard G., Coarse-grained look-up table architecture.
  3. Tang, Robin, Complete refresh scheme for 3T dynamic random access memory cells.
  4. Kaviani Alireza S.,CAXITX M5R 2R5 ; Brown Steven D.,CAXITX M4R 2A3, Computational field programmable architecture.
  5. Snyder, Warren, Configuring digital functions in a digital configurable macro architecture.
  6. Scalera Stephen M. ; Vazquez Jose R., Context switchable field programmable gate array with public-private addressable sharing of intermediate data.
  7. Iadanza Joseph A., Cross-coupled bitline segments for generalized data propagation.
  8. Or-Bach, Zvi; Wurman, Ze'ev; Zeman, Richard; Cooke, Laurance, Customizable and programmable cell array.
  9. McLaury Loren L., Data transfer circuit in a memory device.
  10. Bernard J. New, Dedicated function fabric for use in field programmable gate arrays.
  11. Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
  12. Altaf, K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
  13. Jiang Ching-Lin (Dallas TX) Williams Clark R. (Plano TX), Dual storage cell memory.
  14. Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
  15. Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
  16. Donlin, Adam P.; Trimberger, Stephen M., Evolved circuits for bitstream protection.
  17. Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
  18. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
  19. James L. Burnham ; Gary R. Lawman ; Joseph D. Linoff, FPGA customizable to accept selected macros.
  20. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  21. Carberry, Richard A.; Young, Steven P.; Bauer, Trevor J., FPGA lookup table with speed read decoder.
  22. Pi, Tao; Crotty, Patrick J., FPGA lookup table with transmission gate structure for reliable low-voltage operation.
  23. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA repeatable interconnect structure with hierarchical interconnect lines.
  24. Kean Thomas A.,GB6 ITX EH88JQ ; Wilkie William A.,GB6 ITX EH106AP, FPGA with parallel and serial user interfaces.
  25. Agrawal,Om P.; Sharpe Geisler,Bradley A., FPGA with register-intensive architecture.
  26. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray, Field programmable memory array.
  27. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
  28. Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
  29. Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
  30. Southgate Timothy J. ; Wenzler Michael, Graphic editor for block diagram level design of circuits.
  31. Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
  32. Bauer, Trevor J., High-speed lookup table circuits and methods for programmable logic devices.
  33. Laramie Michael J., Interconnect structure between heterogeneous core regions in a programmable array.
  34. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
  35. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  36. Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
  37. New Bernard J. (Los Gatos CA), Logic structure and circuit for fast carry.
  38. Kazunori Maeda JP, Logical circuit for serializing and outputting a plurality of signal bits simultaneously read from a memory cell array or the like.
  39. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
  40. Chirania,Manoj; Kondapalli,Venu M., Lookup table circuit optionally configurable as two or more smaller lookup tables with independent inputs.
  41. Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
  42. Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
  43. Sample, Stephen P.; Bershteyn, Mikhail; Butts, Michael R.; Bauer, Jerry R., Memory circuit for use in hardware emulation system.
  44. Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
  45. Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
  46. McLaury Loren L. (Boise ID), Memory with isolated digit lines.
  47. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving configuration bitstreams.
  48. Conn ; Jr. Robert O., Method and apparatus for measuring localized voltages on programmable integrated circuits.
  49. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  50. Gould Scott W. (So. Burlington VT), Method and system for enhanced drive in programmmable gate arrays.
  51. Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
  52. Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
  53. Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
  54. Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
  55. Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
  56. Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
  57. Baxter, Glenn A., Method for controlling timing in reduced programmable logic devices.
  58. Glenn A. Baxter, Method for converting programmable logic devices into standard cell devices.
  59. Schiefele, Walter P.; Krueger, Robert O., Method for creating circuit redundancy in programmable logic devices.
  60. Trimberger, Stephen M., Method for making large-scale ASIC using pre-engineered long distance routing structure.
  61. Baxter, Glenn A., Method for managing database models for reduced programmable logic device components.
  62. Trimberger Stephen M. (San Jose CA), Method for programming an FPLD using a library-based technology mapping algorithm.
  63. Trimberger Stephen M. (San Jose CA), Method for programming an FPLD using a library-based technology mapping algorithm.
  64. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
  65. Kelem Steven H. ; Lawman Gary R., On-chip logic analysis and method for using the same.
  66. Chiakang Sung ; Robert R. N. Bielby ; Richard G. Cliff ; Edward Aung, Phase-locked loop circuitry for programmable logic devices.
  67. Chaudhary Kamal ; Nag Sudip K., Post-placement residual overlap removal method for core-based PLD programming process.
  68. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
  69. Gould Scott Whitney ; Keyser ; III Frank Ray ; Larsen Wendell Ray ; Worth Brian Allen, Programmable array interconnect latch.
  70. Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
  71. Iadanza Joseph Andrew ; Keyser ; III Frank Ray, Programmable bit line drive modes for memory arrays.
  72. Chaudhary,Kamal; Costello,Philip D.; Kondapalli,Venu M., Programmable circuit optionally configurable as a lookup table or a wide multiplexer.
  73. El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
  74. Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
  75. Veenstra Kerry ; Heile Francis B., Programmable logic architecture incorporating a content addressable embedded array block.
  76. New Bernard J., Programmable logic device having a composable memory array overlaying a CLB array.
  77. New Bernard J. ; Carberry Richard A., Programmable logic device having configurable logic blocks with user-accessible input multiplexers.
  78. Baxter, Glenn A., Programmable logic device structures in standard cell devices.
  79. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  80. Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
  81. Iadanza Joseph Andrew, Programmable parity checking and comparison circuit.
  82. Iadanza Joseph Andrew, Programmable read ports and write ports for I/O buses in a field programmable memory array.
  83. Darling, Roy D.; Shimanek, Schuyler E.; Davies, Jr., Thomas J., Programming on-the-fly (OTF).
  84. New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
  85. Shogo Nakaya JP, Reconfigurable device having programmable interconnect network suitable for implementing data paths.
  86. Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
  87. Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration--sub-frame access for reconfiguration.
  88. Sasaki Takayoshi (Tokyo JPX) Miura Katsumi (Tokyo JPX), Register circuit for copying contents of one register into another register.
  89. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
  90. Eric R. Keller ; Steven A. Guccione ; Delon Levi, Run-time routing for programmable logic devices.
  91. Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
  92. Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
  93. Ahn, Jin-Hong; Hong, Sang-Hoon; Kim, Se-Jun; Ko, Jae-Bum, Semiconductor memory device with reduced data access time.
  94. Iwaki Hiroaki,JPX ; Kumagai Kouichi,JPX, Semiconductor memory device with several access enabled using single port memory cell.
  95. Zhou,Shi dong, Structures and methods of implementing a pass gate multiplexer with pseudo-differential input signals.
  96. Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
  97. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
  98. Iadanza Joseph Andrew (Hinesburg VT), System and method for dynamically reconfiguring a programmable gate array.
  99. Gould Scott Whitney (Burlington VT), System for enhanced drive in programmable gate arrays.
  100. Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
  101. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  102. Tan Charles M. C., Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA.

이 특허를 인용한 특허 (35)

  1. Takehara, Jun; Aramaki, Naruhiko; Kawamura, Toshikazu; Sameda, Yoshito; Nakatani, Hiroshi; Okabe, Motohiko; Yoshida, Yukitaka, Bus signal control circuit for detecting bus signal abnormalities using separate bus diagnosis line.
  2. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
  3. Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
  4. Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
  5. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  6. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  7. Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
  8. Voogel, Martin; Teig, Steven; Chanack, Thomas S.; Caldwell, Andrew; Ko, Jung; Chandler, Trevis, Configurable storage elements.
  9. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  10. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  11. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  12. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  13. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  14. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  15. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  16. Mercaldi Kim, Martha; Oskin, Mark; Davis, John; Austin, Todd; Mehrara, Mojtaba, Customized silicon chips produced using dynamically configurable polymorphic network.
  17. Zhang, Wei; Jha, Niraj K.; Shang, Li, Hybrid nanotube/CMOS dynamically reconfigurable architecture and an integrated design optimization method and system therefor.
  18. Zhang, Wei; Jha, Niraj K.; Shang, Li, Hybrid nanotube/CMOS dynamically reconfigurable architecture and system therefore.
  19. Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
  20. Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  21. Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
  22. Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
  23. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
  24. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  25. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
  26. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different looperness.
  27. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  28. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  29. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  30. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  31. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  32. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  33. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  34. Huang, Randy R.; Voogel, Martin; Hu, Jingcao; Teig, Steven, System and method for reducing reconfiguration power.
  35. Noguera Serra, Juan J.; Tuan, Tim, System and method for using reconfiguration ports for power management in integrated circuits.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트