$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and system for providing performance estimations for a specified power budget 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-021/00
  • G06F-015/00
출원번호 US-0380101 (2006-04-25)
등록번호 US-7272517 (2007-09-18)
발명자 / 주소
  • Brey,Thomas M.
  • Felter,Wesley M.
  • Lefurgy,Charles R.
  • Rajamani,Karthick
  • Rubio,Juan C.
  • Ware,Malcolm S.
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Mitch Harris, Atty at Law, LLC
인용정보 피인용 횟수 : 29  인용 특허 : 2

초록

A method and system for providing performance estimations for a specified power budget provides an indication of the impact on processing performance when closed-loop power/performance control is employed to meet the specified power budget. A workload, which may be the actual workload, or a test wor

대표청구항

What is claimed is: 1. A computer-performed method of estimating performance of an electronic system having a closed-loop power/performance control for at least one predetermined budgetary power level, said method comprising: collecting samples of actual power consumption over a plurality of measur

이 특허에 인용된 특허 (2)

  1. Joseph A. Zaloom, Optimizing operational efficiency and reducing costs of major energy system at large facilities.
  2. Scheib Thomas J. (Chesterland OH), Tieline control.

이 특허를 인용한 특허 (29)

  1. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Accurate power allotment.
  2. Goodrum, Alan L.; Tipley, Roger E., Adjusting power budgets of multiple servers.
  3. Narvaez, Paolo; Srinivasa, Ganapati N.; Gorbatov, Eugene; Subbareddy, Dheeraj R.; Naik, Mishali; Naveh, Alon; Prabhakaran, Abirami; Weissmann, Eliezer; Koufaty, David A.; Brett, Paul; Hahn, Scott D.; Herdrich, Andrew J.; Iyer, Ravishankar; Chitlur, Nagabhushan; Sodhi, Inder M.; Khanna, Gaurav; Fenger, Russell J., Apparatus and method for heterogeneous processors mapping to virtual cores.
  4. Subbareddy, Dheeraj R.; Srinivasa, Ganapati N.; Gorbatov, Eugene; Hahn, Scott D.; Koufaty, David A.; Brett, Paul; Prabhakaran, Abirami, Apparatus and method for intelligently powering heterogeneous processor components.
  5. Breternitz, Mauricio; Piga, Leonardo; Kaminski, Patryk, Combined dynamic and static power and performance optimization on data centers.
  6. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  7. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  8. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  9. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Data center load monitoring for utilizing an access power amount based on a projected peak power usage and a monitored power usage.
  10. Burchard, Artur Tadeusz; Hartmann, Herman, Electronic device, a method of controlling an electronic device, and system on-chip.
  11. Narvaez, Paolo; Srinivasa, Ganapati N.; Gorbatov, Eugene; Subbareddy, Dheeraj R.; Naik, Mishali; Naveh, Alon; Prabhakaran, Abirami; Weissmann, Eliezer; Brett, Paul; Hahn, Scott D.; Herdrich, Andrew J.; Khanna, Gaurav; Fenger, Russell J.; Bigbee, Bryant E.; Henroid, Andrew D.; Koufaty, David A., Hetergeneous processor apparatus and method.
  12. Narvaez, Paolo; Srinivasa, Ganapati N.; Gorbatov, Eugene; Subbareddy, Dheeraj R.; Naik, Mishali; Naveh, Alon; Prabhakaran, Abirami; Weissmann, Eliezer; Koufaty, David A.; Brett, Paul; Hahn, Scott D.; Herdrich, Andrew J.; Iyer, Ravishankar; Chitlur, Nagabhushan; Sodhi, Inder M.; Khanna, Gaurav; Fenger, Russell J., Hetergeneous processor apparatus and method.
  13. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  14. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  15. Goodrum, Alan L.; Tipley, Roger E.; Basile, Barry S., Maintaining a power budget.
  16. Goodrum, Alan L.; Tipley, Roger E., Method and apparatus for adjusting power consumption during server initial system power performance state.
  17. Weissmann, Eliezer; Rappoport, Rinat; Mishaeli, Michael; Shafi, Hisham; Lenz, Oron; Brandt, Jason W.; Fischer, Stephen A.; Toll, Bret L.; Sodhi, Inder M.; Naveh, Alon; Srinivasa, Ganapati N.; Choubal, Ashish V.; Hahn, Scott D.; Koufaty, David A.; Fenger, Russell J.; Khanna, Gaurav; Gorbatov, Eugene; Naik, Mishali; Herdrich, Andrew J.; Prabhakaran, Abirami; Sahagirdar, Sanjeev S.; Brett, Paul; Narvaez, Paolo; Henroid, Andrew D.; Subbareddy, Dheeraj R., Method for booting a heterogeneous system and presenting a symmetric core view.
  18. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center.
  19. Park, Jong-Lae, Method of dynamically scaling a power level of a microprocessor.
  20. Park, Jong-Lae, Method of dynamically scaling a power level of a microprocessor.
  21. Park, Jong-Lae, Method of dynamically scaling a power level of a microprocessor.
  22. Desai, Dhruv Manmohandas; Gruendler, Nickolas J.; Morrell, Carl A.; Shippy, Gary R.; Scollard, Michael Leo; Steinmetz, Michael Joseph; Ware, Malcolm Scott; Wood, Christopher L., Method, system and calibration technique for power measurement and management over multiple time frames.
  23. Brock, Bishop C.; Carter, John B.; Drake, Alan J.; Floyd, Michael S.; Lefurgy, Charles R.; Ware, Malcolm S., Performance control of frequency-adapting processors by voltage domain adjustment.
  24. Atkins, Robert G.; Cohen, Edward N; Corcoran, Philip M; Seminaro, Edward J, Power bus current bounding using local current-limiting soft-switches and device requirements information.
  25. Hanson, James Edwin; Kephart, Jeffrey Owen; Steinder, Malgorzata; Whalley, Ian Nicholas, Power-aware workload allocation in performance-managed computing environments.
  26. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Powering a data center.
  27. Kamigata, Teruhiko; Suga, Atsuhiro; Kimura, Shigeru, Program performance analysis apparatus.
  28. Talkin, David; Brooks, Alec, Supplying grid ancillary services using controllable loads.
  29. Harchol-Balter, Mor; Gandhi, Anshul, Systems and methods for managing power consumption and performance of a processor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로