Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
C23C-014/34
C23C-016/00
출원번호
US-0842042
(2004-05-07)
등록번호
US-7285196
(2007-10-23)
발명자
/ 주소
Ahn,Kie Y.
Forbes,Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg & Woessner, P.A.
인용정보
피인용 횟수 :
19인용 특허 :
237
초록▼
In recent years, copper wiring has emerged as a promising substitute for the aluminum wiring in integrated circuits, because copper offers lower electrical resistance and better reliability at smaller dimensions than aluminum. However, use of copper typically requires forming a diffusion barrier to
In recent years, copper wiring has emerged as a promising substitute for the aluminum wiring in integrated circuits, because copper offers lower electrical resistance and better reliability at smaller dimensions than aluminum. However, use of copper typically requires forming a diffusion barrier to prevent contamination of other parts of an integrated circuit and forming a seed layer to facilitate copper plating steps. Unfortunately, conventional methods of forming the diffusion barriers and seed layers require use of separate wafer-processing chambers, giving rise to transport delays and the introduction of defect-causing particles. Accordingly, the inventors devised unique wafer-processing chambers and methods of forming barrier and seed layers. One embodiment of the wafer-processing chamber includes equipment for physical vapor deposition and equipment for chemical vapor deposition to facilitate formation of diffusion barriers and seed layers within one chamber, thereby promoting fabrication efficiency and reducing defects.
대표청구항▼
What is claimed is: 1. A processing chamber for one or more integrated-circuit assemblies, comprising means for sputtering a material and means for vapor-depositing a material, wherein the means for vapor-depositing is adapted to form a graded composition of WSix, where x varies from 2.0 to 2.5.
What is claimed is: 1. A processing chamber for one or more integrated-circuit assemblies, comprising means for sputtering a material and means for vapor-depositing a material, wherein the means for vapor-depositing is adapted to form a graded composition of WSix, where x varies from 2.0 to 2.5. 2. The processing chamber of claim 1, wherein the means for vapor-depositing is adapted to nitride the graded composition of WSix. 3. The processing chamber of claim 2, wherein the means for vapor-depositing is adapted to introduce ECR plasma and excite the introduced plasma with argon gas. 4. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target; means for depositing a material including means for chemical vapor-depositing; and means for preventing contamination of the sputter target during operation of the means for chemical vapor-depositing the material; wherein the means for preventing contamination include a gas source adapted to sweep a sputter target during operation of the means for chemical vapor-depositing the material. 5. The processing chamber of claim 4, wherein the means for chemical vapor-depositing is adapted to deposit tungsten. 6. The processing chamber of claim 4, wherein the means for holding a sputter target and means for chemical vapor-depositing include a common chamber. 7. The processing chamber of claim 4, wherein the means for chemical vapor-depositing includes a copper deposition device. 8. The processing chamber of claim 4, wherein the means for chemical vapor-depositing includes a silver deposition device. 9. The processing chamber of claim 4, wherein the means for chemical vapor-depositing includes a gold deposition device. 10. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target; means for depositing a material including means for vapor-depositing; means for preventing contamination of the sputter target during operation of the means for vapor-depositing the material; wherein the means for vapor-depositing is adapted to deposit tungsten; and wherein the means for vapor-depositing is adapted to deposit tungsten by introducing tungsten hexafluoride and hydrogen gases, introducing silane gas, and terminating introduction of silane gas before terminating introduction of tungsten hexafluoride and hydrogen gases. 11. The processing chamber of claim 10, wherein the means for depositing is adapted to deposit at least one material selected from the group consisting essentially of copper, silver, and gold. 12. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for chemical vapor-deposition including a gas emitting electrode disposed between the target and the integrated-circuit assemblies; and means for isolating the plasma means from the means for vapor-deposition during operation of the means for chemical vapor-depositing. 13. The processing chamber of claim 12, wherein the means for chemical vapor-deposition includes a plurality of gas sources and a plurality of mass flow-controllers. 14. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for chemical vapor-deposition; and means for isolating the plasma means from the means for vapor-deposition during operation of the means for chemical vapor-depositing; wherein the plasma means includes an ECR source. 15. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for vapor-deposition; and means for isolating the plasma means from the means for vapor-deposition during operation of the means for vapor-depositing; wherein the means for vapor-deposition includes a plurality of gas sources and a plurality of mass flow-controllers; wherein the plurality of gas sources include a WF6 source, a SiH4 source, and an N2 source. 16. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for vapor-deposition; and means for isolating the plasma means from the means for vapor-deposition during operation of the means for vapor-depositing; wherein the means for isolating includes an isolation valve positioned in an inlet into the chamber. 17. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for chemical vapor-deposition including a gas emitting electrode; means for holding one or more integrated-circuit assemblies on an opposite side of the gas emitting electrode from the sputter target; means for isolating the plasma means from the means for chemical vapor-deposition during operation of the means for chemical vapor-deposition; and means for preventing contamination of the sputter target during operation of the means for chemical vapor-deposition. 18. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for vapor-deposition; means for isolating the plasma means from the means for vapor-deposition during operation of the means for vapor-deposition; means for preventing contamination of the sputter target during operation of the means for vapor-deposition; and wherein the means for preventing contamination includes a gas source adapted to sweep the sputter target. 19. The processing chamber of claim 18, wherein the gas source includes one or more turns of electrically conductive tubing. 20. The processing chamber of claim 19, wherein the gas source includes an RF emission coil. 21. A processing chamber for one or more integrated-circuit assemblies, comprising: means for holding a sputter target within the chamber; plasma means for introducing a plasma into the chamber; means for vapor-deposition; means for isolating the plasma means from the means for vapor-deposition during operation of the means for vapor-deposition; means for preventing contamination of the sputter target during operation of the means for vapor-deposition; and wherein the means for vapor-deposition is adapted to deposit a graded composition of WSix, wherein x is in a range of about 2.0 to 2.5. 22. The processing chamber of claim 21, wherein the means for chemical vapor-deposition is adapted to nitride the graded composition of WSix. 23. Apparatus for processing one or more integrated-circuit assemblies, comprising: chamber; a sputtering target holder within the chamber holding a sputtering target; an integrated-circuit assembly holder; an electron-cyclotron-resonance plasma source coupled to a gas emission electrode disposed adjacent to the sputtering target and between the sputtering target and the integrated-circuit assembly holder in the chamber and emitting gas directly towards the sputtering target holder; and a mass-flow controller coupled to the chamber; wherein the plasma source includes an isolation valve adapted to selectively isolate the plasma source from the chamber. 24. The apparatus of claim 23, wherein the chamber includes walls of stainless steel or glass. 25. The apparatus of claim 23, wherein the sputtering target holder is adapted to hold a copper target. 26. The apparatus of claim 25, wherein the sputtering target holder is adapted to provide a bias voltage to a target. 27. The apparatus of claim 23, wherein the mass-flow controller is adapted to selectively fluidly couple gas sources to the chamber. 28. Apparatus for processing one or more integrated-circuit assemblies, comprising: a chamber; a sputtering target holder within the chamber; an integrated-circuit assembly holder; an electron-cyclotron-resonance plasma source coupled to the chamber; a mass-flow controller coupled to the chamber; and wherein the chamber includes an RF-gas emission coil below the sputtering target holder disposed immediately adjacent a face of the sputtering target holder and emitting gas directly towards the sputtering target holder; wherein the plasma source includes an isolation valve adapted to selectively isolate the plasma source from the chamber. 29. The apparatus of claim 28, wherein the coil includes a horizontal spiral. 30. The apparatus of claim 28, wherein the coil includes two turns of 6.5 millimeter tubing.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (237)
Wong Lawrence D., Air gap based low dielectric constant interconnect structure and method of making same.
Grensing Fritz C. (Perrysburg OH) Marder James M. (Shaker Heights OH) Brophy Jere H. (Chagrin Falls OH), Aluminum alloys containing beryllium and investment casting of such alloys.
Grant Larry A. (Saratoga CA) Marder James M. (Shaker Heights OH) Wright Wayne L. (San Jose CA), Aluminum-beryllium alloys having high stiffness and low thermal expansion for memory devices.
Thomas L. Ritzdorf ; Steve L. Eudy ; Gregory J. Wilson ; Paul R. McHugh, Apparatus and method for electrochemical processing of a microelectronic workpiece, capable of modifying processing based on metrology.
Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
Lu Jiong Ping ; Hwang Ming ; Anderson Dirk N. ; Kittl Jorge A. ; Tsai Hun-Lian, CVD-based process for manufacturing stable low-resistivity poly-metal gate electrodes.
Farkas Janos ; Bajaj Rajeev ; Freeman Melissa ; Watts David K. ; Das Sanjit, Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Edelstein Daniel Charles ; Harper James McKell Edwin ; Hu Chao-Kun ; Simon Andrew H. ; Uzoh Cyprian Emeka, Copper interconnection structure incorporating a metal seed layer.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Ingraham Anthony P. ; Kehley Glenn L. ; Sathe Sanjeev B. ; Slack John R., Integrated, multi-chip, thermally conductive packaging device and methodology.
Aitken John M. (Mahopac NY) Beyer Klaus D. (Poughkeepsie NY) Crowder Billy L. (Putnam Valley NY) Greco Stephen E. (Lagrangeville NY), Larce scale IC personalization method employing air dielectric structure for extended conductors.
Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Keyser Thomas (Palm Bay FL) Cairns Bruce R. (Los Altos Hills CA) Anand Kranti V. (Sunnyvale CA) Petro William G. (Cupertino CA) Barry Michael L. (Palo Alto CA), Low temperature plasma nitridation process and applications of nitride films formed thereby.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Brors Daniel L. (Los Altos Hills CA) Fair James A. (Mountain View CA) Monnig Kenneth A. (Palo Alto CA), Method and apparatus for deposition of tungsten silicides.
Schmitt Jerome J. (265 College St. (12N) New Haven CT 06510), Method and apparatus for the deposition of solid films of a material from a jet stream entraining the gaseous phase of s.
Omstead Thomas R. ; Wongsenakhum Panya ; Messner William J. ; Nagy Edward J. ; Starks William ; Moslehi Mehrdad M., Method and system for dispensing process gas for fabricating a device on a substrate.
Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
Svendsen Leo Gulvad (Redwood City CA) Walker Clifford James (Fremont CA) Lykins ; II James Leborn (San Jose CA), Method for electroplating a substrate containing an electroplateable pattern.
Cherng Meng-Jaw,TWX ; Li Pei-Wen,TWX, Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices.
Abt Norman E. (Burlingame CA) Moazzami Reza (Oakland CA) Nissan-Cohen Yoav (Zichren Ya\akov ILX), Method for forming a ceramic oxide capacitor having barrier layers.
Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
Cooper Kent J. (Austin TX) Lin Jung-Hui (Austin TX) Roth Scott S. (Austin TX) Roman Bernard J. (Austin TX) Mazure Carlos A. (Austin TX) Nguyen Bich-Yen (Austin TX) Ray Wayne J. (Austin TX), Method for forming contact to a semiconductor device.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Fitzsimmons John A. (Poughkeepsie NY) Havas Janos (Hopewell Junction NY) Lawson Margaret J. (Newburgh NY) Leonard Edward J. (Fishkill NY) Rhoads Bryan N. (Pine Bush NY), Method for forming patterned films on a substrate.
Chakravorty Kishore K. (Issaquah WA) Tanielian Minas H. (Bellevue WA), Method for producing a planar surface on which a conductive layer can be applied.
van Laarhoven Josephus M. F. G. (Eindhoven NLX) de Bruin Leendert (Eindhoven NLX) van Arendonk Anton P. M. (Eindhoven NLX), Method of enabling electrical connection to a substructure forming part of an electronic device.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
Ashley Leon ; Dalal Hormazdyar M. ; Nguyen Du Binh ; Rathore Hazara S. ; Smith Richard G., Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity.
Miyauchi Nobuaki (San Diego CA) Yonemasu Hiroshi (San Diego CA) Cho Bakji (San Diego CA), Method of using a contamination shield during the manufacture of EPROM semiconductor package windows.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
Stevens E. Henry ; Berner Robert W., Process architecture and manufacturing tool sets employing hard mask patterning for use in the manufacture of one or more metallization levels on a workpiece.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Zaidel Simon A. (Manlius NY) Alcorn Terrence S. (Liverpool NY) Kopp William F. (Liverpool NY) Pifer George C. (North Syracuse NY), Process for making air bridges for integrated circuits.
Paul A. Farrar, Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy.
Ping-Chuan Wang ; Ronald G. Filippi ; Robert D. Edwards ; Edward W. Kiewra ; Roy C. Iggulden, Process of enclosing via for improved reliability in dual damascene interconnects.
Cheung Robin W. (Cupertino CA) Chang Mark S. (Los Altos CA), Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and h.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Pfeifer Friedrich (Bruchkbel DEX) Behnke Wernfried (Hanau DEX), Reducing magnetic hysteresis losses in cores of thin tapes of soft magnetic amorphous metal alloys.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Baum Thomas H. (San Jose CA) Houle Frances A. (Fremont CA) Jones Carol R. (San Jose CA) Kovac Caroline A. (Ridgefield CT), Selective deposition of copper.
Dennison Charles H. ; Doan Trung T., Self-aligned process for making contacts to silicon substrates during the manufacture of integrated circuits therein.
Blalock Guy T. ; Howard Bradley J., Self-limiting method of reducing contamination in a contact opening, method of making contacts and semiconductor devices therewith, and resulting structures.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Semiconductor device having a low permittivity dielectric.
Xu Zheng ; Forster John ; Yao Tse-Yong, Semiconductor device having a low thermal budget metal filling and planarization of contacts, vias and trenches.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Isik C. Kizilyalli ; Sailesh M. Merchant ; Joseph R. Radosevich, Tungsten silicide nitride as a barrier for high temperature anneals to improve hot carrier reliability.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.