$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thermal and power management for computer systems 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-001/32
  • G06F-001/08
출원번호 US-0654337 (2007-01-17)
등록번호 US-7293186 (2007-11-06)
발명자 / 주소
  • Thomas,C. Douglass
  • Thomas,Alan E.
출원인 / 주소
  • Thomas,C. Douglass
  • Thomas,Alan E.
인용정보 피인용 횟수 : 10  인용 특허 : 118

초록

Improved approaches to providing thermal and power management for a computing device are disclosed. These approaches facilitate intelligent control of a processor's clock frequency and/or a fan's speed so as to provide thermal and/or power management for the computing device.

대표청구항

What is claimed is: 1. A method for operating a computing device to provide thermal management, the computing device having a processor for performing instructions, and the computing device being configured for controlling a fan, said method comprising: operating the processor to process instructio

이 특허에 인용된 특허 (118)

  1. Reinhardt Dennis ; Bhat Ketan ; Jackson Robert T. ; Senyk Borys ; Matter Eugene P. ; Gunther Stephen H., Apparatus and method for controlling power usage.
  2. Takeda Koji (Suwa JPX), Apparatus and method for controlling the running of a data processing apparatus.
  3. Nakamura Nobutaka,JPX ; Yamaki Masayo,JPX, Apparatus for controlling duty ratio of power saving of CPU.
  4. Nobutaka Nishigaki JP, Apparatus for controlling internal heat generating circuit.
  5. Atkinson Lee W. (Houston TX), Apparatus for reducing computer system power consumption.
  6. Carter Robert R. (Cypress TX) Garner Paul M. (The Woodlands TX) Cepulis Darren J. (Houston TX) Boone Carrie (Houston TX), Apparatus for reducing computer system power consumption.
  7. Seibert Mark H. (Cupertino CA) Wallgren Markus C. (Palo Alto CA), Arrangement for reducing computer power consumption by turning off the microprocessor when inactive.
  8. Bistline William R. (Austin TX) Johnson William C. (Austin TX) Peterson James M. (Austin TX), Automatic fan speed control.
  9. Swoboda Jack W. (Los Angeles CA), Battery backup system for switched power supply.
  10. Young Steven J. (Milpitas CA), Battery cell having an internal circuit for controlling its operation.
  11. Katz Neil A. (Parkland FL) Pollitt Richard F. (Highland Beach FL) Suarez Leopoldo L. (Boca Raton FL) Frank C. William (Irvine CA), Battery operated computer operation suspension in response to environmental sensor inputs.
  12. Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Pollitt Richard F. (Jensen Beach FL) Suarez Leopoldo L. (Boca Raton FL) Astarabadi Shaun (Irvine CA) Frank C. William (Irvine CA), Battery operated computer power management system.
  13. Bland Patrick M. (Delray Beach FL) Jackson Robert T. (Boyhton Beach FL) Joshi Jayesh (Santa Clara CA) Kardach James (San Jose CA), CPU clock control unit.
  14. Atriss Ahmad H. (Chandler AZ) Peterson Benjamin C. (Tempe AZ) Parker Lanny L. (Mesa AZ), Circuit and method of sensing process and temperature variation in an integrated circuit.
  15. Alexander Michael C. (Austin TX) Arizpe Arturo L. (Buda TX) Gerosa Gianfranco (Austin TX) Kahle James A. (Austin TX) Ogden Aubrey D. (Round Rock TX), Circuitry and method for reducing power consumption within an electronic circuit.
  16. Tobey Richard (648 Sheraton Dr. Sunnyvale CA 94087), Computer element performance enhancer.
  17. Hileman Vincent P. (San Jose CA) Lajara Robert J. (San Jose CA) Stewart Thomas E. J. (Sunnyvale CA) Mitty Nagaraj P. R. (San Jose CA) Tombari Joseph A. (Mountain View CA) Grouell William L. (San Ramo, Computer housing with low noise cooling system.
  18. Harper Leroy D. (Sunnyvale CA) Schlichting Grayson C. (Cupertino CA) Hooks Douglas A. (Sunnyvale CA) Culimore Ian H. S. (Palo Alto CA) Bradshaw Gavin A. (Cupertino CA) Banerjee Biswa R. (San Jose CA), Computer power management system.
  19. Nishigaki Nobutaka (Tokyo JPX) Ninomiya Ryoji (Tokyo JPX) Sakai Makoto (Tokyo JPX), Computer system having detachable expansion unit.
  20. Nishigaki Nobutaka,JPX ; Ninomiya Ryoji,JPX ; Sakai Makoto,JPX, Computer system having detachable expansion unit.
  21. Kim Dong-Hwan,KRX ; Park Noh-Byung,KRX ; Lee Kwang-Yeol,KRX, Computer system protection device.
  22. Culley Paul R. (Houston TX), Computer system speed control at continuous processor speed.
  23. Nagae Akihito,JPX ; Senuma Koichi,JPX ; Iguchi Takeyuki,JPX, Computer system using stop clock function of CPU to enter low power state.
  24. Kang Deog-Soo,KRX, Computer system with a control funtion of rotation speed of a cooling fan for a microprocessor chip therein and a metho.
  25. Gettel Steven K. (Austin TX), Computer with transparent power-saving manipulation of CPU clock.
  26. Takemae Motohiro (Fujisawa JPX) Okada Tsuguo (Yokohama JPX) Yamamoto Haruhiko (Yokohama JPX), Cooling method control system for electronic apparatus.
  27. Arai Makoto,JPX ; Oda Hiroyuki,JPX ; Ito Hironori,JPX, Cooling mode switching system for CPU.
  28. Arai Makoto,JPX ; Oda Hiroyuki,JPX ; Ito Hironori,JPX, Cooling mode switching system for CPU.
  29. Ohashi Shingeo (Tsuchiura JPX) Nakajima Tadakatsu (Ibaraki JPX) Kuwahara Heikichi (Ibaraki JPX) Hatada Toshio (Tsuchiura JPX) Matsushima Hitoshi (Ryugasaki JPX) Sato Motohiro (Ibaraki JPX) Inouye Hir, Cooling system of electronic computer using flexible members in contact with semiconductor devices on boards.
  30. Horne Stephen C. ; McMahon Scott H. R., Digital clock waveform generator and method for generating a clock signal.
  31. Dao Hung D. (Tomball TX) Grieff Thomas W. (Spring TX) Lattin ; Jr. Thomas W. (Houston TX) Thomas Darren R. (Spring TX) Schultz Stephen M. (Houston TX) Ewert Richard (Cypress TX) Flower David L. (Tomb, Disk drive unit overheating warning system.
  32. Wurzburg Henry (Chandler AZ) Potts Walter H. (Tempe AZ), Distributed power management system for battery operated personal computers.
  33. Ikedea Osamu (Tokyo JPX), Drive control system for microprocessor according to operational state and ambient temperature condition thereof.
  34. Norris David (Portland OR), Dynamic processor performance and power management in a computer system.
  35. Sheets Laurence L. (St. Charles IL), Electrical system having variable-frequency clock.
  36. Swamy Deepak (Austin TX), Embedded thermistor for on-board thermal monitoring of electrical components.
  37. Neal James R. (Cameron Park CA) Brown Peter F. (Orangevale CA) Agatstein Louis W. (El Dorado Hills CA) Gutman Michael (Zichron-Ya\cov ILX), Employing on die temperature sensors and fan-heatsink failure signals to control power dissipation.
  38. Bumbarger Daniel L. (Hudson MA), External clock unit for a computer.
  39. Ko Chang-Kyung (Suwon KRX), Fan speed control circuit.
  40. Kundert Warren R. (Harvard MA), Fan speed controller.
  41. Yasuda Hiromu (Shizuoka JPX) Daikoku Takahiro (Ushiku JPX) Takahashi Kenji (Abiko JPX) Zushi Shizuo (Hadano JPX) Yamashita Tetsuji (Shizuoka JPX) Yoshikawa Tomio (Shimizu JPX) Murakami Kyoshiro (Shim, Fluid temperature control system and computer system using same.
  42. Russell Mark E. (Londonderry NH) Mara ; Jr. John F. (Nashua NH) Pietrangelo Gregory J. (Haverhill MA), Frequency multiplier.
  43. Kenny John D. (Sunnyvale CA) Lei Emilia V. (Union City CA), Heat regulator for integrated circuits.
  44. Moore Charles H. ; Fish ; III Russell H., High performance microprocessor having variable speed system clock.
  45. Gross Roger A. (Andover GBX) Constant John P. (Harwell GBX), Idle detection system.
  46. Bertoluzzi Renitia J. (Saratoga CA) Jackson Robert T. (Boynton Beach FL) Weitzel Stephen D. (Boca Raton FL), Integrated dynamic power dissipation control system for very large scale integrated (VLSI) chips.
  47. Solomon Raymond (Penn Valley CA), Integrated refrigerated computer module.
  48. Vigil Daniel R. (Agoura Hills CA) Volz LeRoy A. (Northridge CA), Junction temperature status sensing and reduction for integrated power devices, such as a head positioning system in a m.
  49. Walker Richard E. (Spring TX) Nguyen Hai N. (Spring TX), Low power fan drive circuit for personal computers.
  50. Cole James F. (Palo Alto CA) McNamara James H. (Santa Cruz CA), Low-power, standby mode computer.
  51. Craft David J. (Austin TX), Method and apparatus for a thermal protection unit.
  52. Kardach James P. (San Jose CA) Nakanishi Tosaku (Cupertino CA) Cheng Jimmy S. (Cupertino CA), Method and apparatus for asynchronously stopping the clock in a processor.
  53. Bauer Robert M. (Shirley MA) Webber Thomas P. (Cambridge MA), Method and apparatus for improved control of computer cooling fan speed.
  54. Matter Eugene P. (Folsom CA) Sotoudeh Yahya S. (Santa Clara CA) Mathews Gregory S. (Boca Raton FL), Method and apparatus for independently stopping and restarting functional units.
  55. Volk Andrew M. (Loomis CA), Method and apparatus for placing an integrated circuit chip in a reduced power consumption state.
  56. Pippin Jack D., Method and apparatus for programmable thermal sensor for an integrated circuit.
  57. Kurihara Steven M. ; Insley Mark W., Method and apparatus for reducing power consumption in a computer system by placing the CPU in a low power mode.
  58. Broadwater Stuart P. (White Hall MD) Havlik John (Sparks MD), Method and apparatus for sensing thermal stress in integrated circuits.
  59. Hollowell ; II J. Rhoads (Sunnyvale CA) Beninghaus James R. (Cupertino CA) Hansen ; Jr. Daniel J. (Georgetown TX), Method and apparatus for thermal management in a computer system.
  60. Turnbull Robert R. (Buchanan MI) DeLisle David J. (Berrien Springs MI) Kohtz Robert A. (St. Joseph MI), Method and control circuit for measuring the temperature of an integrated circuit.
  61. Garcia-Duarte Fernando (Redmond WA) Hensley John (Redmond WA) Mohanraj Shanmugam (Redmond WA) Subramaniyan Nagarajan (Redmond WA) Olsson David B. (Seattle WA), Method and system for placing a computer in a reduced power state.
  62. Rawson ; III Freeman L. (Boca Raton FL) Sotomayor ; Jr. Guy G. (West Palm Beach FL), Method and system of power and thermal management for a data processing system using object-oriented program design.
  63. Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input.
  64. Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of times microprocessor tried to read input.
  65. Kardach James P. (San Jose CA) Nakanishi Tosaku (Cupertino CA) Cheng Jimmy S. (Cupertino CA), Method of operating a processor at a reduced speed.
  66. Kardach James P. (San Jose CA) Nakanishi Tosaku (Cupertino CA) Cheng Jimmy S. (Cupertino CA), Method of testing a microprocessor by masking of an internal clock signal.
  67. Kikinis Dan ; Dornier Pascal ; Seiler William J., Micro-personal digital assistant including a temperature managed CPU.
  68. Vogt Carl R. (Raleigh NC), Microprocessor based universal digital pressure sensor.
  69. Ristic Ljubisa (Phoenix AZ) Dunn William C. (Mesa AZ) Cambou Bertrand F. (Mesa AZ) Terry Lewis E. (Phoenix AZ) Roop Raymond M. (Scottsdale AZ), Microprocessor having environmental sensing capability.
  70. Anderson Floyd E. (Phoenix AZ) Robb Stephen P. (Tempe AZ) Shaw Pern (Austin TX), Microprocessor having high current drive and feedback for temperature control.
  71. Maher Robert (Carrollton TX) Garibay ; Jr. Raul A. (Plano TX) Herubin Margaret R. (Coppell TX) Bluhm Mark (Carrollton TX), Microprocessor having power management circuitry with coprocessor support.
  72. Ganapathy Gopi (Austin TX), Microprocessor with software switchable clock speed and drive strength.
  73. Kikinis Dan (Saratoga CA), Optimized power supply system for computer equipment.
  74. Mittal Millind ; Valentine Robert,ILX, Performance throttling to reduce IC power consumption.
  75. Fujimori Atsushi (Tokyo JPX), Portable electronic device with selectable resume and suspend operations utilizing battery power control scheme with use.
  76. Fung Henry T. S. (San Jose CA), Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system.
  77. Perry Richard A. (Charlotte NC) Stant Vernon L. (Richmond VA), Power conservation in microprocessor controlled devices.
  78. Hoshii Toshifumi (Fussa JPX), Power consumption control system for electronic digital data processing devices.
  79. O\Brien Rita M. (Austin TX) Wisor Michael T. (Austin TX), Power management control technique for timer tick activity within an interrupt driven computer system.
  80. Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
  81. Jain Sanjay (Santa Clara CA) Aatresh Deepak J. (Sunnyvale CA), Power management for low power processors through the use of auto clock-throttling.
  82. Canova ; Jr. Francis J. (Boynton Beach FL) Parthasarathy Sivagnanam (Corona Del Mar CA), Power management initialization for a computer operable under a plurality of operating systems.
  83. Wisor Michael T. (Austin TX) O\Brien Rita M. (Austin TX), Power management system distinguishing between primary and secondary system activity.
  84. Young Steven J. (Milpitas CA) Wallgren Markus (Palo Alto CA), Power management system for battery powered computers.
  85. Stewart Gregory N. (Austin TX) Sato N. Albert (Austin TX) Startup Warren W. (Austin TX), Power management system with adaptive control parameters for portable computer.
  86. Frane Terrie L. (Bloomingdale IL), Power saving arrangement for a clocked digital circuit.
  87. Ikeda Osamu (Tokyo JPX), Power saving control system for computer system.
  88. Ikeda Osamu (Tokyo JPX), Power saving control system for computer system with feature of selective initiation of power saving control.
  89. Nakatani Kohichi (Yokohama JPX) Hayashi Akio (Funabashi JPX) Kohiyama Tomohisa (Yokohama JPX), Power saving processing system.
  90. Fairbanks John P. (Sunnyvale CA) Yuan Andy C. (Saratoga CA), Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency.
  91. Kohiyama Tomohisa (Kanagawa JPX) Kitahara Jun (Kanagawa JPX), Power supply arrangement and connector.
  92. Christian Ronald W. (Indianapolis IN) Kutzavitch Walter G. (Indianapolis IN), Power supply circuit for a data processor.
  93. Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
  94. Tadao Takahashi (Tokyo JPX), Power-down circuits for dynamic MOS integrated circuits.
  95. Rosch Winn L. (Shaker Heights OH), Process and apparatus for reducing power usage microprocessor devices operating from stored energy sources.
  96. Watts ; Jr. LaVaughn F. (Temple TX) Wallace Steven J. (Temple TX), Real-time power conservation for portable computers.
  97. McLaughlin Donald L. (Newtown Square PA) Streiber Ronald W. (Norristown PA), Reducing power consumption in calculators.
  98. Yokouchi Hideaki (Nagano JPX) Kimura Takashi (Nagano JPX), Semiconductor device including clock selection circuitry selecting between high and low frequency clock signals for redu.
  99. Nocilini, John D.; Sharp, Ronald E.; Cuadra, Emilio J., Stanby mode controller utilizing microprocessor.
  100. Ikeda Osamu (Tokyo JPX), Supervisory control method and power saving control unit for computer system.
  101. Davis Walter L. (Plantation FL) Herold Barry W. (Lauderhill FL) Little Wendell L. (Austin TX), Synthesized clock microcomputer with power saving.
  102. Nielsen, Michael J. K., System and method for reducing power usage by multiple memory modules.
  103. Oprescu Florin (Sunnyvale CA) Teener Michael D. (Santa Cruz CA), System for managing power consumption of devices coupled to a common bus.
  104. Nakamura Nobutaka,JPX ; Senuma Koichi,JPX, System for reallocation of memory banks in memory sized order.
  105. Day Michael N. (Austin TX), System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur.
  106. Chen Peng-Cheng (Cupertino CA) Lai Terng-Huei (Milpitas CA), Temperature control for a variable frequency CPU.
  107. Watanabe Hideo (Kanagawa JPX), Temperature controller for semiconductor device.
  108. Dinh James S. (Spring TX) Korinsky George K. (The Woodlands TX), Temperature dependent fan control circuit for personal computer.
  109. Dinh James S. (Spring TX) Korinsky George K. (The Woodlands TX), Temperature independent fan-error correction circuit.
  110. Kikinis Dan (Saratoga CA), Temperature management for integrated circuits.
  111. Pippin, Jack D., Temperature-based cooling device controller apparatus and method.
  112. Vail David K. (Palm Bay FL), Time-of-day clock having a temperature compensated low power frequency source.
  113. Tubbs Graham S. (Houston TX), Turn-off-processor between keystrokes.
  114. Georgiou Christos J. (White Plains NY) Larsen Thor A. (Hopewell Junction NY) Schenfeld Eugen (Mount Kisco NY), Variable chip-clocking mechanism.
  115. Kaiser Ulrich (Warstein DEX), Variable frequency oscillator controlled EEPROM charge pump.
  116. Moyal Miki (Austin TX), Variable thermal sensor.
  117. Cope Kenneth W. (Chantilly VA) Kent Leslie W. (Chantilly VA) Gardner Christopher W. (Reston VA), Ventilation system in a portable computer.
  118. Tsunoda Hideo (Numazu JPX) Nukushina Harunobu (Fuji JPX), Wireless battery powered temperature remote controller.

이 특허를 인용한 특허 (10)

  1. Rotem, Efraim; Hermerding, Jim G.; Distefano, Eric; Cooper, Barnes, Device and method for on-die temperature measurement.
  2. Casey, Jon A.; Floyd, Michael S.; Ghiasi, Soraya; Marston, Kenneth C.; Muncy, Jennifer V.; Ware, Malcolm S.; Weekly, Roger D., Enhanced thermal management for improved module reliability.
  3. Chotoku,Yuji; Kataoka,Rieko; Katoh,Takayuki, Method and apparatus for thermal control of electronic components.
  4. Theocharous, Georgios N.; Shah, Nilesh N.; Sengupta, Uttam K.; Schilit, William N., Method and apparatus for user-activity-based dynamic power management and policy creation for mobile platforms.
  5. Theocharous, Georgios N.; Shah, Nilesh N.; Sengupta, Uttam K.; Schilit, William N.; Silvester, Kelan C.; Dunstan, Robert A., Method and apparatus for user-activity-based dynamic power management and policy creation for mobile platforms.
  6. Theocharous, Georgios N.; Shah, Nilesh N.; Sengupta, Uttam K.; Schilit, William N.; Silvester, Kelan C.; Dunstan, Robert A., Method and apparatus for user-activity-based dynamic power management and policy creation for mobile platforms.
  7. Theocharous, Georgios N.; Shah, Nilesh N.; Sengupta, Uttam K.; Schilit, William N.; Silvester, Kelan C.; Dunstan, Robert A., Method and apparatus for user-activity-based dynamic power management and policy creation for mobile platforms.
  8. Himeno,Toshihiko, Method, system and apparatus for producing a clock with desired frequency characteristics.
  9. Pippin, Jack D., Temperature averaging thermal sensor apparatus and method.
  10. Pippin, Jack D., Temperature-based clock frequency controller apparatus and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로