Apparatus and method for making circuitized substrates in a continuous manner
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01K-003/10
H01K-003/00
출원번호
US-0110919
(2005-04-21)
등록번호
US-7293355
(2007-11-13)
발명자
/ 주소
Lauffer,John M.
Markovich,Voya R.
Orband,James W.
Wilson,William E.
출원인 / 주소
Endicott Interconnect Technologies, Inc.
대리인 / 주소
Hinman, Howard & Kattell, LLP
인용정보
피인용 횟수 :
12인용 특허 :
35
초록▼
Apparatus and method for making circuitized substrates using a continuous roll format in which layers of conductor and dielectric are fed into the apparatus, bonded, and passed on to other nearby work stations in which various processes such as hole formation, circuitization and, finally, segmentati
Apparatus and method for making circuitized substrates using a continuous roll format in which layers of conductor and dielectric are fed into the apparatus, bonded, and passed on to other nearby work stations in which various processes such as hole formation, circuitization and, finally, segmentation occur. The resulting substrates can then be individually bonded to other, like substrates to form a larger multi-layered substrate with a plurality of conductive thru-holes, conductive and dielectric layers as part thereof.
대표청구항▼
What is claimed is: 1. A method of making a plurality of circuitized substrates, said method comprising: providing a first conductive layer having first and second opposing surfaces; providing first and second dielectric layers; bonding said first and second dielectric layers to said first and seco
What is claimed is: 1. A method of making a plurality of circuitized substrates, said method comprising: providing a first conductive layer having first and second opposing surfaces; providing first and second dielectric layers; bonding said first and second dielectric layers to said first and second opposing surfaces of said first conductive layer respectively, to form a continuous, bonded structure; forming holes within said continuous, bonded structure in a plurality of patterns such that said holes extend entirely through the thickness of said structure; providing electrically conductive material within said holes; and thereafter segmenting said continuous bonded structure to define a plurality of circuitized substrates each having a respective one of said patterns of holes therein, all of said steps being performed while said first conductive layer is in the form of a continuous, solid member. 2. The method of claim 1 wherein said first conductive layer and said first and second dielectric layers are each provided from a respective, individual roll. 3. The method of claim 1 wherein said bonding of said first and second dielectric layers to said first and second opposing surfaces of said first conductive layer is accomplished using a pair of opposed, heated rollers, each of said opposed, heated rollers engaging a respective one of said first and second dielectric layers as said first and second dielectric layers and said first conductive layer pass between said pair of opposed, heated rollers. 4. The method of claim 1 wherein said forming of said holes is accomplished by a process selected from the group of processes consisting of mechanical drilling, punching and laser ablation. 5. The method of claim 4 wherein said process for forming said holes is laser ablation and involves utilization of a UV-YAG laser. 6. The method of claim 1 wherein said providing of electrically conductive material within said holes is accomplished using a plating process. 7. The method of claim 6 wherein said holes are seeded prior to implementation of said plating process. 8. The method of claim 1 wherein said segmenting of said continuous bonded structure to define a plurality of circuitized substrates is accomplished using a shearing process. 9. The method of claim 1 further including the step of bonding third and fourth dielectric layers each having a conductive layer thereon to said first and second dielectric layers following said bonding of said first and second dielectric layers to said first and second opposing surfaces of said first conductive layer respectively, to form a continuous, bonded structure, and prior to said forming of said holes within said continuous, bonded structure in a plurality of patterns such that said holes extend entirely through the thickness of said structure, said method further including also forming said holes within said third and fourth dielectric layers and said conductive layers thereon. 10. The method of claim 9 wherein said bonding of said third and fourth dielectric layers each having a conductive layer thereon to said first and second dielectric layers is accomplished using a pair of opposed, heated rollers, each of said opposed, heated rollers engaging a respective one of said conductive layers on said third and fourth dielectric layers, respectively, as said third and fourth dielectric layers having said conductive layers thereon pass between said pair of opposed, heated rollers. 11. The method of claim 1 wherein said providing of said electrically conductive material within said holes comprises positioning a quantity of conductive paste within said holes. 12. The method of claim 11 further including the step of bonding third and fourth dielectric layers each having a conductive layer thereon to said first and second dielectric layers following said bonding of said first and second dielectric layers to said first and second opposing surfaces of said first conductive layer respectively, to form a continuous, bonded structure, and prior to said forming of said holes within said continuous, bonded structure in a plurality of patterns such that said holes extend entirely through the thickness of said structure, said method further including also forming said holes within said third and fourth dielectric layers and said conductive layers thereon.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (35)
Downes, Jr., Francis J.; Galasco, Raymond T.; Lehman, Lawrence P.; Topa, Robert D., Arrangement and method for degassing small-high aspect ratio drilled holes prior to wet chemical processing.
Achyuta Achari ; Brenda Joyce Nation ; Jay D Baker ; Lakhi Nandlal Goenka ; Mohan R. Paruchuri ; Vladimir Stoica, Cladded material construction for etched-tri-metal circuits.
Keesler Ross W. ; Markovich Voya R. ; Paoletti Jim P. ; Perrino Marybeth ; Wilson William E., Composite laminate circuit structure and method of forming the same.
John M. Lauffer ; Voya R. Markovich ; Thomas R. Miller ; Konstantinos I. Papathomas ; William E. Wilson, Composite laminate circuit structure and methods of interconnecting the same.
John M. Lauffer ; Voya R. Markovich ; Thomas R. Miller ; Konstantinos I. Papathomas ; William E. Wilson, Composite laminate circuit structure and methods of interconnecting the same.
Belke ; Jr. Robert Edward ; McLeskey Edward P. ; Trublowski John ; Zitzmann Alice Dawn, Continuous Flexible chemically-milled circuit assembly with multiple conductor layers and method of making same.
Brauer John M. (Binghamton NY) Christie Frederick R. (Endicott NY) Lawrence William H. (Greene NY) Mehta Ashit A. (Vestal NY) Reid Jonathan D. (Johnson City NY) Summa William J. (Endwell NY), Method for fabricating metal core layers for a multi-layer circuit board.
Appelt Bernd Karl-Heinz ; Boyko Christina Marie ; Farquhar Donald Seton ; Fuerniss Stephen Joseph ; Klodowski Michael Joseph, Method for filling holes in printed wiring boards.
Fuerniss, Stephen J.; Johansson, Gary; Keesler, Ross W.; Lauffer, John M.; Markovich, Voya R.; Moschak, Peter A.; Russell, David J.; Wilson, William E., Through hole in a photoimageable dielectric structure with wired and uncured dielectric.
Fallon Kenneth ; Jimarez Miguel A. ; Keesler Ross W. ; Lauffer John M. ; Magnuson Roy H. ; Markovich Voya R. ; Memis Irv ; Paoletti Jim P. ; Perrino Marybeth ; Welsh John A. ; Wilson William E., Two signal one power plane circuit board.
Fallon, Kenneth; Jimarez, Miguel A.; Keesler, Ross W.; Lauffer, John M.; Magnuson, Roy H.; Markovich, Voya R.; Memis, Irv; Paoletti, Jim P.; Perrino, Marybeth; Welsh, John A.; Wilson, William E., Two signal one power plane circuit board.
Aaronson, Itai; Subramaniam, Sridhar; Chin, Bill; Talaugon, Wilson, Fault tolerant routing in a non-hot-standby configuration of a network routing system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.