Top layers of metal for high performance IC's
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/10
H01L-029/73
H01L-029/66
H01L-029/74
H01L-023/48
H01L-023/52
출원번호
US-0121477
(2005-05-04)
등록번호
US-7294870
(2007-11-13)
발명자
/ 주소
Lin,Mou Shiung
출원인 / 주소
Lin,Mou Shiung
대리인 / 주소
Saile Ackerman LLC
인용정보
피인용 횟수 :
10인용 특허 :
42
초록▼
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabli
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.
대표청구항▼
What is claimed is: 1. A semiconductor chip comprising: a silicon substrate; multiple semiconductor devices in or on said silicon substrate; an interconnecting metallization structure over said silicon substrate, said interconnecting metallization structure comprising multiple lower metal layers; a
What is claimed is: 1. A semiconductor chip comprising: a silicon substrate; multiple semiconductor devices in or on said silicon substrate; an interconnecting metallization structure over said silicon substrate, said interconnecting metallization structure comprising multiple lower metal layers; a dielectric layer between said multiple lower metal layers: a passivation layer over said interconnecting metallization structure and over said dielectric layer, wherein said passivation layer comprises a topmost oxide layer of said semiconductor chip and a topmost nitride layer of said semiconductor chip, wherein said topmost nitride layer is over said topmost oxide layer; a polymer layer over said passivation layer, said polymer layer having a thickness greater than that of said passivation layer, wherein said polymer layer has a thickness between 2 and 30 micrometers and greater than that of said dielectric layer, and wherein said interconnecting metallization structure comprises multiple contact points exposed by multiple first openings in said passivation layer and by multiple second openings in said polymer layer, wherein said multiple first openings are aligned with said multiple second openings, wherein said multiple contact points are separate from one another; and an upper metallization structure over said polymer layer and over said multiple contact points, wherein a connecting portion of said upper metallization structure connects at least one portion of said interconnecting metallization structure with at least one other portion of said interconnecting metallization structure through said multiple first and second openings, and wherein said connecting portion comprises electroplated copper and has a thickness greater than those of said multiple lower metal layers. 2. The semiconductor chip of claim 1, wherein said semiconductor devices and said interconnecting metallization structure comprise a sub-micron integrated circuit. 3. The semiconductor chip of claim 1, wherein said interconnecting metallization structure comprises a sub-micron metal. 4. The semiconductor chip of claim 1, wherein said upper metallization structure comprises a tens-micron interconnecting metallization. 5. The semiconductor chip of claim 1, wherein said topmost nitride layer comprises silicon nitride. 6. The semiconductor chip of claim 1, wherein said topmost nitride layer has a thickness between about 0.5 micrometers and 2 micrometers. 7. The semiconductor chip of claim 1, wherein said topmost oxide layer comprises CVD oxide. 8. The semiconductor chip of claim 1, wherein said topmost oxide layer has a thickness between about 0.15 micrometers and 2 micrometers. 9. The semiconductor chip of claim 1, wherein said upper metallization structure comprises nickel. 10. The semiconductor chip of claim 1, wherein said upper metallization structure comprises electroless metal. 11. The semiconductor chip of claim 1, wherein said upper metallization structure comprises aluminum. 12. The semiconductor chip of claim 1, wherein said upper metallization structure comprises chromium. 13. The semiconductor chip of claim 1, wherein said upper metallization structure comprises tungsten. 14. The semiconductor chip of claim 1, wherein said upper metallization structure comprises one or more upper metal layers, and at least one of said one or more upper metal layers has a thickness greater than that of each of said multiple lower metal layers. 15. The semiconductor chip of claim 1 further comprising another polymer layer between two neighboring layers of multiple upper metal layers of said upper metallization structure. 16. The semiconductor chip of claim 1 further comprising another polymer layer over a topmost one of one or more upper metal layers of said upper metallization structure. 17. The semiconductor chip of claim 1, wherein said polymer layer comprises a photosensitive polymer. 18. The semiconductor chip of claim 1, wherein said polymer layer comprises a non-photosensitive polymer. 19. The semiconductor chip of claim 1, wherein said polymer layer comprises polymide. 20. The semiconductor chip of claim 1, wherein said polymer layer comprises benzocyclobutene (BCB). 21. The semiconductor chip of claim 1, wherein the diameter of at least one of said multiple first openings is between about 0.5 micrometers and 3 micrometers. 22. The semiconductor chip of claim 1, wherein said multiple contact points comprise tungsten. 23. The semiconductor chip of claim 1, wherein said multiple contact points comprise electroplated metal. 24. The semiconductor chip of claim 1, wherein said multiple contact points comprise electroless metal. 25. The semiconductor chip of claim 1, wherein said connecting portion is connected to said multiple contact points through said multiple first and second openings. 26. The semiconductor chip of claim 25, wherein the size of at least one of said multiple contact points exposed by said multiple first and second openings is between about 0.3 micrometers and 5 micrometers. 27. The semiconductor chip of claim 25, wherein said multiple contact points comprise copper. 28. The semiconductor chip of claim 25, wherein said multiple contact points comprise aluminum. 29. The semiconductor chip of claim 1 further comprising a bump connected to said upper metallization structure. 30. The semiconductor chip of claim 1 further comprising a solder bump connected to said upper metallization structure. 31. The semiconductor chip of claim 1 further comprising a wirebonding interconnect pad. 32. The semiconductor chip of claim 1, wherein said interconnecting metallization structure comprises copper, aluminum, or tungsten. 33. The semiconductor chip of claim 1, wherein said multiple semiconductor devices are connected to said interconnecting metallization structure. 34. The semiconductor chip of claim 1, wherein said semiconductor devices comprise transistors. 35. The semiconductor chip of claim 1 wherein said semiconductor devices comprise polysilicon. 36. The semiconductor chip of claim 1 wherein said connecting portion connects at least one of said semiconductor devices with at least another one of said semiconductor devices through said interconnecting metallization structure. 37. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a signal distribution interconnect. 38. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a power distribution interconnect. 39. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a ground distribution interconnect. 40. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a clock distribution network. 41. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a signal line or a signal plane. 42. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a power line or a power plane. 43. The semiconductor chip of claim 1, wherein said connecting portion of said upper metallization structure comprises a ground line or a ground plane. 44. The semiconductor chip of claim 1, wherein said upper metallization structure comprises an upper metal layer, and said polymer layer is under said upper metal layer. 45. The semiconductor chip of claim 1, wherein said upper metallization structure comprises one or more upper metal layers, and said polymer layer is under a bottommost one of said one or more upper metal layers and is over said passivation layer. 46. The semiconductor chip of claim 1 further comprising another polymer layer over an upper metal layer of said upper metallization structure. 47. A semiconductor wafer comprising: one or more semiconductor chips comprising: a silicon substrate; multiple semiconductor devices in or on said silicon substrate; an interconnecting metallization structure over said silicon substrate, said interconnecting metallization structure comprising multiple lower metal layers; a dielectric layer between said multiple lower metal layers; a passivation layer over said interconnecting metallization structure and over said dielectric layer, wherein said passivation layer comprises a topmost oxide layer of said semiconductor chip and a topmost nitride layer of said semiconductor chip, wherein said topmost nitride layer is over said topmost oxide layer; a polymer layer over said passivation layer, said polymer layer having a thickness greater than that of said passivation layer, wherein said polymer layer has a thickness between 2 and 30 micrometers and greater than that of said dielectric layer, and wherein said interconnecting metallization structure comprises multiple contact points exposed by multiple first openings in said passivation layer and by multiple second openings in said polymer layer, wherein said multiple first openings are aligned with said multiple second openings; and an upper metallization structure over said polymer layer, wherein a connecting portion of said upper metallization structure connects at least one portion of said interconnecting metallization structure with at least one other portion of said interconnecting metallization structure through said multiple first and second openings, and wherein said connecting portion comprises an electroplated metal and has a thickness greater than those of said multiple lower metal layers. 48. The semiconductor wafer of claim 47, wherein said semiconductor devices and said interconnecting metallization structure comprise a sub-micron integrated circuit. 49. The semiconductor wafer of claim 47, wherein said interconnecting metallization structure comprises a sub-micron metal. 50. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises a tens-micron interconnecting metallization. 51. The semiconductor wafer of claim 47, wherein said topmost nitride layer comprises silicon nitride. 52. The semiconductor wafer of claim 47, wherein said topmost nitride layer has a thickness between about 0.5 micrometers and 2 micrometers. 53. The semiconductor wafer of claim 47, wherein said topmost oxide layer comprises CVD oxide. 54. The semiconductor wafer of claim 47, wherein said topmost oxide layer has a thickness between about 0.15 micrometers and 2 micrometers. 55. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises nickel. 56. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises electroless metal. 57. The semiconductor wafer of claim 47, wherein said electroplated metal comprises copper. 58. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises aluminum. 59. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises chromium. 60. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises tungsten. 61. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises one or more upper metal layers, and at least one of said one or more upper metal layers has a thickness greater than that of each of said multiple lower metal layers. 62. The semiconductor wafer of claim 47 further comprising another polymer layer between two neighboring layers of multiple upper metal layers of said upper metallization structure. 63. The semiconductor wafer of claim 47 further comprising another polymer layer over a topmost one of one or more upper metal layers of said upper metallization structure. 64. The semiconductor wafer of claim 47, wherein said polymer layer comprises a photosensitive polymer. 65. The semiconductor wafer of claim 47, wherein said polymer layer comprises a non-photosensitive polymer. 66. The semiconductor wafer of claim 47, wherein said polymer layer comprises polyimide. 67. The semiconductor wafer of claim 47, wherein said polymer layer comprises benzocyclobutene (BCB). 68. The semiconductor wafer of claim 47, wherein the diameter of at least one of said multiple first openings is between about 0.5 micrometers and 3 micrometers. 69. The semiconductor wafer of claim 47, wherein said multiple contact points comprise tungsten. 70. The semiconductor wafer of claim 47, wherein said multiple contact points comprise electroplated metal. 71. The semiconductor wafer of claim 47, wherein said multiple contact points comprise electroless metal. 72. The semiconductor wafer of claim 47, wherein said connecting portion is connected to said multiple contact points through said multiple first and second openings. 73. The semiconductor wafer of claim 72, wherein the size of at least one of said multiple contact points exposed by said multiple first and second openings is between about 0.3 micrometers and 5 micrometers. 74. The semiconductor wafer of claim 72, wherein said multiple contact points comprise copper. 75. The semiconductor wafer of claim 72, wherein said multiple contact points comprise aluminum. 76. The semiconductor wafer of claim 47 further comprising a bump connected to said upper metallization structure. 77. The semiconductor wafer of claim 47 further comprising a solder bump connected to said upper metallization structure. 78. The semiconductor wafer of claim 47 further comprising a wirebonding interconnect pad. 79. The semiconductor wafer of claim 47, wherein said interconnecting metallization structure comprises copper, aluminum, or tungsten. 80. The semiconductor wafer of claim 47, wherein said multiple semiconductor devices are connected to said interconnecting metallization structure. 81. The semiconductor wafer of claim 47, wherein said semiconductor devices comprise transistors. 82. The semiconductor wafer of claim 47, wherein said semiconductor devices comprise polysilicon. 83. The semiconductor wafer of claim 47, wherein said connecting portion connects at least one of said semiconductor devices with at least another one of said semiconductor devices through said interconnecting metallization structure. 84. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a signal distribution interconnect. 85. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a power distribution interconnect. 86. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a ground distribution interconnect. 87. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a clock distribution network. 88. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a signal line or a signal plane. 89. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a power line or a power plane. 90. The semiconductor wafer of claim 47, wherein said connecting portion of said upper metallization structure comprises a ground line or a ground plane. 91. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises an upper metal layer, and said polymer layer is under said upper metal layer. 92. The semiconductor wafer of claim 47, wherein said upper metallization structure comprises one or more upper metal layers, and said polymer layer is under a bottommost one of said one or more upper metal layers and is over said passivation layer. 93. The semiconductor wafer of claim 47 further comprising another polymer layer over an upper metal layer of said upper metallization structure.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (42)
Golshan Shahin (Midland TX) St. Martin Craig A. (Midland TX) Rhodine Craig W. (Midland TX), Configuration and method for positioning semiconductor device bond pads using additional process layers.
Efland Taylor R. (Richardson TX) Cotton Dave (Plano TX) Skelton Dale J. (Plano TX), ESD protection structure using LDMOS diodes with thick copper interconnect.
Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
Lamson Michael A. (Van Alstyne TX) Edwards Darvin R. (Dallas TX), Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof.
Shen Chi-Cheong ; Abbott Donald C. ; Bucksch Walter,DEX ; Corsi Marco ; Efland Taylor Rice ; Erdeljac John P. ; Hutter Louis Nicholas ; Mai Quang ; Wagensohner Konrad,DEX ; Williams Charles Edward, Integrated circuit with bonding layer over active circuitry.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Bandyopadhyay Basab ; Fulford ; Jr. H. Jim ; Dawson Robert ; Hause Fred N. ; Michael Mark W. ; Brennan William S., Method of making an integrated circuit which uses an etch stop for producing staggered interconnect lines.
Bertin Claude L. (South Burlington VT) Farrar ; Sr. Paul A. (South Burlington VT) Howell Wayne J. (South Burlington VT) Miller Christopher P. (Underhill VT) Perlman David J. (Wappingers Falls NY), Polyimide-insulated cube package of stacked semiconductor device chips.
Akagawa Masatoshi,JPX ; Higashi Mitsutoshi,JPX ; Iizuka Hajime,JPX ; Arai Takehiko,JPX, Semiconductor device having an element with circuit pattern thereon.
Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
Shimizu Kazuhiro,JPX ; Watanabe Hiroshi,JPX ; Takeuchi Yuji,JPX ; Aritome Seiichi,JPX ; Watanabe Toshiharu,JPX, Semiconductor memory device having a first source line arranged between a memory cell string and bit lines in the direction crossing the bit lines and a second source line arranged in parallel to the.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.