$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Adhesion by plasma conditioning of semiconductor chip 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
  • H01L-029/40
출원번호 US-0047519 (2005-02-01)
등록번호 US-7319275 (2008-01-15)
발명자 / 주소
  • Cowens,Marvin W.
  • Murtuza,Masood
  • Yamunan,Vinu
  • Odegard,Charles
  • Coffman,Phillip R.
출원인 / 주소
  • Texas Instruments Incorporated
대리인 / 주소
    Tung,Yingsheng
인용정보 피인용 횟수 : 2  인용 특허 : 36

초록

A plasma conditioning method of improving the adhesion between an integrated circuit chip, having active and passive surfaces, the active surface polymer-coated and having a plurality of electrical coupling members, and an insulating underfill material. The method comprises the steps of positioning

대표청구항

We claim: 1. A semiconductor device comprising: an integrated circuit chip having active and passive surfaces, said active surface polymer-coated with a roughened surface opposing said active surface and having a plurality of electrical coupling members coupled to said active surface; a substrate,

이 특허에 인용된 특허 (36)

  1. Enomoto Ryo (Ogaki JPX) Asai Motoo (Ogaki JPX), Adhesive for electroless plating, printed circuit boards and method of producing the same.
  2. Timothy F. Carden ; Aleksander Zubelewicz, Assembly process for flip chip package having a low stress chip and resulting structure.
  3. Weber Patrick O., Chip package with molded underfill.
  4. Yong Hwan Kwon KR; Sa Yoon Kang KR, Chip scale package.
  5. Kwon Yong Hwan,KRX ; Kang Sa Yoon,KRX, Chip scale package and method for manufacturing the same using a redistribution substrate.
  6. Jimarez Miquel A. ; Johnson Eric A. ; Li Li ; Obrzut Jan, Compliant surface layer for flip-chip electronic packages and method for forming same.
  7. Neuhaus, Herbert J.; Wernle, Michael E.; Blum, Frederick A.; Kober, Michael, Component and antennae assembly in radio frequency identification devices.
  8. Qing Tan ; Stanley Craig Beddingfield ; Douglas G. Mitchell, Fine pitch bumping with improved device standoff and bump volume.
  9. Jean Dery CA; Frank D. Egitto ; Luis J. Matienzo ; Charles Ouellet CA; Luc Ouellet CA; David L. Questad ; William J. Rudik ; Son K. Tran, Flip chip assembly.
  10. Gilleo Kenneth Burton ; Blumel David, Flip chip with integrated flux and underfill.
  11. Harvey Ian Robert ; Ehman Michael Frederick ; Harvey Malcolm Randall ; Stephenson James Craig, Integrated inductive components and method of fabricating such components.
  12. Eichelberger Charles W. (Schenectady NY) Wojnarowski Robert J. (Ballston Lake NY) Welles ; II Kenneth B. (Scotia NY), Laser beam scanning method for forming via holes in polymer materials.
  13. Miles Barry M. (Plantation FL) Juskey Frank J. (Coral Springs FL) Banerji Kingshuk (Plantation FL), Leadless integrated circuit package.
  14. Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
  15. Thomas Sunil, Low stress method and apparatus for underfilling flip-chip electronic devices.
  16. Dalal Hormazdyar M. ; Fallon Kenneth M. ; Gaudenzi Gene J. ; Milkovich Cynthia S., Method for attaching a flip chip on flexible circuit carrier using chip with metallic cap on solder.
  17. Wang Tsung-Hsiung,TWX, Method for forming flip chip package utilizing cone shaped bumps.
  18. Mukerji Prosanto K. (Phoenix AZ), Method of adhesion to a polyimide surface by formation of covalent bonds.
  19. Peng Tzu-min,TWX ; Liaw Yung-Haw,TWX ; Chu Cheng-Te,TWX ; Huang Hsin-chieh,TWX, Method of cleaning residue on a semiconductor wafer bonding pad.
  20. Konrad John Joseph ; Papathomas Konstantinos I. ; Welsh John A., Method of controlling the spread of an adhesive on a circuitized organic substrate.
  21. Dery Jean,CAX ; Egitto Frank D. ; Matienzo Luis J. ; Ouellet Charles,CAX ; Ouellet Luc,CAX ; Questad David L. ; Rudik William J. ; Tran Son K., Method of forming a flip chip assembly.
  22. Daniel Gamota ; Robert Kenneth Doot ; George Amos Carson, Jr., Method of forming a microelectronic assembly with a particulate free underfill material and a microelectronic assembly incorporation the same.
  23. Higgins ; III Leo M., Method of forming semiconductor device having a sub-chip-scale package structure.
  24. Song Gun Ho,KRX ; Sung Si Chan,KRX, Method of producing lead frame having uneven surfaces.
  25. Ito Daisuke,JPX ; Kitahara Yuichi,JPX, Method of producing semiconductor device comprising insulation layer having improved resistance and semiconductor device produced thereby.
  26. Linn Jack H. ; Higley Mike M., Plasma cleaning method for improved ink brand permanency on IC packages.
  27. Barnett Ronald J., Plasma enhanced wire bonder.
  28. Imasu Satoshi,JPX ; Yoshida Ikuo,JPX ; Hayashida Tetsuya,JPX ; Yamagiwa Akira,JPX ; Takeura Shinobu,JPX, Process for mounting electronic device and semiconductor device.
  29. Kobayashi, Yutaka, Semiconductor device and method for fabricating same.
  30. Kobayashi,Yutaka, Semiconductor device and method for fabricating same.
  31. Takenaka Takeshi (Kawasaki JPX) Hamano Toshio (Kawasaki JPX) Saito Takekiyo (Yokohama JPX), Semiconductor device having improved adhesive structure and method of producing same.
  32. Yamada Yutaka,JPX ; Muramoto Takanori,JPX, Semiconductor device manufacturing method for grinding and dicing a wafer from a back side of the wafer.
  33. Hashimoto, Nobuaki, Semiconductor device, method of manufacture thereof, circuit board, and electronic device.
  34. Anschel Morris (Wappingers Falls NY) Ormond Douglas W. (Wappingers Falls NY) Hayunga Carl P. (Poughkeepsie NY), Thin film metallization process for improved metal to substrate adhesion.
  35. Oleg Siniaguine ; Patrick B. Halahan ; Sergey Savastiouk, Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners.
  36. Holcomb Matthew S. (Colorado Springs CO) Tustin Warren S. (Colorado Springs CO), Time duration trigger.

이 특허를 인용한 특허 (2)

  1. Mantz, Frank, Ball grid array stack.
  2. Cadotte, Maxime; Paquet, Marie-Claude; Sylvestre, Julien, Underfill adhesion measurements at a microscopic scale.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로