Control of strain in device layers by prevention of relaxation
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/336
H01L-021/02
H01L-021/8234
H01L-021/70
출원번호
US-0227529
(2005-09-15)
등록번호
US-7335545
(2008-02-26)
발명자
/ 주소
Currie,Matthew T.
출원인 / 주소
AmberWave Systems Corporation
대리인 / 주소
Goodwin Procter LLP
인용정보
피인용 횟수 :
60인용 특허 :
216
초록
The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication. Strain in the strained semiconductors is controlled for improved device performance.
대표청구항▼
What is claimed is: 1. A method for forming a structure, the method comprising: providing a strained semiconductor layer disposed over and contacting a dielectric layer disposed over a semiconductor substrate, the strained semiconductor layer having a first type of strain; and forming a transistor
What is claimed is: 1. A method for forming a structure, the method comprising: providing a strained semiconductor layer disposed over and contacting a dielectric layer disposed over a semiconductor substrate, the strained semiconductor layer having a first type of strain; and forming a transistor including a channel disposed in a portion of the strained semiconductor layer by: performing an implant of an isoelectronic species to introduce a plurality of point defects into a region of the strained semiconductor layer, thereafter, performing a shallow source and drain implant having an implant depth less than an approximate implant depth of the isoelectronic species, and performing a deep source and drain implant. 2. The method of claim 1, wherein the point defects comprise interstitial defects, and performing the implant comprises performing a pre-amorphization implant to introduce at least a critical dose of interstitial defects into the region of the strained semiconductor layer to amorphize the region. 3. The method of claim 2, wherein a thickness of the amorphous region is less than 50% of a thickness of the strained semiconductor layer. 4. The method of claim 3, wherein the thickness of the amorphous region is less than 25% of the thickness of the strained semiconductor layer. 5. The method of claim 2, further comprising: recrystallizing the amorphized region. 6. The method of claim 5, wherein the recrystallized region has a second type of strain substantially the same as the first type of strain. 7. The method of claim 6, wherein the first and second types of strain are tensile strain. 8. The method of claim 6, wherein the first and second types of strain are compressive strain. 9. The method of claim 2, wherein the pre-amorphization implant is performed selectively on the region of the strained semiconductor layer. 10. The method of claim 2, wherein forming the transistor further comprises defining a strain-inducing stressor, and the strain-inducing stressor induces strain of a same type as the first strain. 11. The method of claim 10, wherein the strain induced by the strain-inducing stressor is tensile strain. 12. The method of claim 10, wherein the strain induced by the strain-inducing stressor is compressive strain. 13. The method of claim 10, wherein the point defects comprise lattice vacancies and performing the implant of the isoelectronic species comprises performing a co-implant to create lattice vacancies in the region of the strained semiconductor layer, the region of the strained semiconductor layer remaining crystalline. 14. The method of claim 10, wherein the strain-inducing stressor comprises a shallow trench isolation disposed proximate at least one of a source and a drain formed during the deep source and drain implant. 15. The method of claim 10, wherein the strain-inducing stressor comprises a gate electrode formed over a portion of the strained semiconductor layer. 16. The method of claim 10, wherein the strain-inducing stressor comprises a metal-semiconductor alloy disposed on at least one of a source and a drain formed during the deep source and drain implant. 17. The method of claim 10, wherein the strain-inducing stressor comprises at least one dielectric spacer disposed proximate a gate electrode formed over a portion of the strained semiconductor layer. 18. The method of claim 10, wherein the strain-inducing stressor comprises a dielectric overlayer disposed over a gate electrode formed over a portion of the strained semiconductor layer and at least one of a source and a drain formed during the deep source and drain implant. 19. The method of claim 1, wherein the region of the strained semiconductor layer comprises a drain of the transistor and the implant of the isoelectronic species is performed at an angle of less than 90�� with respect to a top surface of the drain. 20. The method of claim 19, wherein performing the implant of the isoelectronic species amorphizes at least a portion of the drain of the transistor, and substantially all of a source of the transistor remains crystalline. 21. The method of claim 19, wherein, after forming the transistor, the drain is partially relaxed and a source of the transistor is approximately fully strained. 22. The method of claim 1, wherein the implant is performed at a temperature above 25�� C. 23. The method of claim 1, wherein the step of performing a deep source and drain implant forms a source region and a drain region, wherein the source region and the drain region are each formed entirely within the strained semiconductor layer. 24. The method of claim 1, further comprising performing a recrystallization anneal after the step of performing the shallow source and drain implant and prior to the step of performing the deep source and drain implant. 25. A method for forming a structure, the method comprising: providing a strained semiconductor layer disposed over and contacting a dielectric layer disposed over a semiconductor substrate, the strained semiconductor layer having a first amount of strain; and forming a first transistor including: defining a channel disposed in a portion of the strained semiconductor layer; removing at least a portion of the strained semiconductor layer proximate the channel to define a recess, and selectively depositing a conductive material into the recess to define at least a portion of a source or a drain of the first transistor, wherein the conductive material induces additional strain such that the channel has a second amount of strain greater than the first amount of strain. 26. The method of claim 25, wherein the conductive material comprises at least one of a metal or a doped semiconductor. 27. The method of claim 25, wherein the first strain and the second strain are compressive. 28. The method of claim 25, wherein the first strain and the second strain are tensile. 29. The method of claim 25, further comprising forming a second transistor including: defining a second channel disposed in a second portion of the strained semiconductor layer, removing at least a portion of the strained semiconductor layer proximate the second channel to define a second recess, and selectively depositing a second conductive material into the second recess to define at least a portion of a source or a drain of the second transistor, wherein the second conductive material induces strain of a type different from the first and second strains such that the second channel has a third amount of strain which is less than the first amount of strain. 30. The method of claim 29, wherein the conductive material and the second conductive material are different. 31. A method for forming a structure, the method comprising: providing a strained semiconductor layer disposed over and contacting a dielectric layer disposed over a semiconductor substrate, the strained semiconductor layer having a first amount of strain; and forming a first transistor including: defining a channel disposed in a portion of the strained semiconductor layer; removing at least a portion of the strained semiconductor layer proximate the channel to define a recess, and selectively depositing a metal into the recess to define at least a portion of a source or a drain of the first transistor, wherein a second amount of strain in the channel after metal deposition is greater than or equal to the first amount of strain.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (216)
Lung Hsing Lan,TWX ; Lu Tao Cheng,TWX ; Wang Mam Tsung,TWX, 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Fischer Hermann,DEX ; Hofmann Franz,DEX, CMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layer.
Harame David L. (Mohegan Lake NY) Patton Gary L. (Poughkeepsie NY) Stork Maria C. (Yorktown Heights NY), Complementary bipolar transistor structure and method for manufacture.
Baca Albert G. (Albuquerque NM) Drummond Timothy J. (Albuquerque NM) Robertson Perry J. (Albuquerque NM) Zipperian Thomas E. (Albuquerque NM), Complementary junction heterostructure field-effect transistor.
Ismail Khaled E. (Cairo NY EGX) Stern Frank (Pleasantville NY), Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers.
Soref Richard A. (Newton Centre MA) Friedman Lionel (Holden MA), Direct-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substrates.
Harari Eliyahou ; Guterman Daniel C. ; Samachisa George ; Yuan Jack H., Dual floating gate EEPROM cell array with steering gates shared adjacent cells.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Biegelsen David K. (Portola Valley CA) Sheridon Nicholas K. (Los Altos CA) Johnson Noble M. (Menlo Park CA), Fabrication of quantum confinement semiconductor light-emitting devices.
Furukawa Toshiharu ; Ellis-Monaghan John Joseph ; Slinkman James Albert, High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe.
Jack Oon Chu ; Richard Hammond ; Khalid EzzEldin Ismail ; Steven John Koester ; Patricia May Mooney ; John A. Ott, High speed composite p-channel Si/SiGe heterostructure for field effect devices.
Meyerson Bernard S. (Yorktown Heights NY), Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
Francois J. Henley ; Sien G. Kang ; Igor J. Malik, Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer.
Christiansen, Silke H.; Grill, Alfred; Mooney, Patricia M., Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same.
Alexander Yuri Usenko, Method for forming IC's comprising a highly-resistive or semi-insulating semiconductor substrate having a thin, low resistance active semiconductor layer thereon.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Xie Ya-Hong (Flemington NJ), Method for making low defect density semiconductor heterostructure and devices made thereby.
Selvakumar Chettypalayam R. (Waterloo CAX) Chamberlain Savvas G. (Waterloo CAX), Method for making silicon-germanium devices using germanium implantation.
Hiroji Aga JP; Naoto Tate JP; Kiyoshi Mitani JP, Method of Fabricating SOI wafer by hydrogen ION delamination method and SOI wafer fabricated by the method.
Fitzgerald, Eugene A., Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuits.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Method of fabricating defect-free silicon on an insulating substrate.
Lynch William T. (Apex NC) Wang Kang L. (Santa Monica CA) Tanner Martin O. (Duarte CA), Method of fabricating quantum bridges by selective etching of superlattice structures.
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
Gardner Mark I. ; Fulford H. Jim ; Wristers Derick J., Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication.
Yonehara, Takao; Watanabe, Kunio; Shimada, Tetsuya; Ohmi, Kazuaki; Sakaguchi, Kiyofumi, Method of manufacturing semiconductor wafer method of using and utilizing the same.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Donald F. Canaperi ; Jack Oon Chu ; Guy M. Cohen ; Lijuan Huang ; John Albrecht Ott ; Michael F. Lofaro, Method of wafer smoothing for bonding using chemo-mechanical polishing (CMP).
Dmbkes Heinrich (Ulm DEX) Herzog Hans-J. (Neu-Ulm DEX) Jorke Helmut (Gerstetten DEX), Modulation doped field effect transistor with doped SixGe1-x-intrinsic Si layering.
Arimilli, Ravi Kumar; Fields, Jr., James Stephen; Guthrie, Guy Lynn; Joyner, Jody Bern; Lewis, Jerry Don, Multiprocessor system bus protocol with group addresses, responses, and priorities.
Pradl Ferdinand (Burghausen DEX) Fink Peter (Burghausen DEX) Birneder Richard (Simbach DEX) Noemmer Katharina (Mehring DEX), Organopolysiloxane compositions which crosslink to give electrically conductive elastomers.
Canaperi, Donald F.; Chu, Jack Oon; D'Emic, Christopher P.; Huang, Lijuan; Ott, John Albrecht; Wong, Hon-Sum Philip, Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique.
Hernandez, Caroline; Campidelli, Yves; Bensahel, Daniel, Process for obtaining a layer of single-crystal germanium on a substrate of single-crystal silicon, and products obtained.
Bensahel Daniel,FRX ; Campidelli Yves,FRX ; Hernandez Caroline,FRX ; Rivoire Maurice,FRX, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively.
Daniel Bensahel FR; Yves Campidelli FR; Caroline Hernandez FR; Maurice Rivoire FR, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively, and multilayer products obtained.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Shimizu Hitoshi (Yokohama JPX) Hirayama Yoshiyuki (Yokohama JPX) Irikawa Michinori (Yokohama JPX), Schottky junction device having a Schottky junction of a semiconductor and a metal.
Kamins Theodore I. (Palo Alto) Noble David B. (Sunnyvale) Hoyt Judy L. (Palo Alto) Gibbons James F. (Palo Alto) Scott Martin P. (San Francisco CA), Selective and non-selective deposition of Si1-xGex on a Si subsrate that is partially maske.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Raleigh NC) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC), Selective deposition of doped silion-germanium alloy on semiconductor substrate.
Ozturk Mehmet (Cary NC) Wortman Jimmie (Chapel Hill NC) Grider Douglas (Raleigh NC), Selective germanium deposition on silicon and resulting structures.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Wristers, Derick J.; Xiang, Qi; Buller, James F., Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layer.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Kauffmann Bruce A. (Jericho VT) Lam Chung H. (Williston VT) Lasky Jerome B. (Essex Junction VT), Semiconductor memory cell and memory array with inversion layer.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
Judy Xilin An ; Bin Yu, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation.
An, Judy Xilin; Yu, Bin, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation..
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Chau Robert S. ; Chern Chan-Hong ; Jan Chia-Hong ; Weldon Kevin R. ; Packan Paul A. ; Yau Leopoldo D., Transistor with ultra shallow tip and method of fabrication.
Favors ; Jr. Wesley ; MacDonald Eric William ; Mukherjee Subir ; Warriner Lynn Albert, Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS.
Cheng, Kangguo; Doris, Bruce B.; Khakifirooz, Ali; Lu, Darsen D.; Reznicek, Alexander, Engineered substrate and device for co-integration of strained silicon and relaxed silicon.
Nguyen, Bich-Yen; Schwarzenbach, Walter; Maleville, Christophe, Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers.
Nguyen, Bich-Yen; Schwarzenbach, Walter; Maleville, Christophe, Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers.
Nguyen, Bich-Yen; Sadaka, Mariam; Maleville, Christophe, Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures.
Nguyen, Bich-Yen; Sadaka, Mariam; Maleville, Christophe, Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures.
Nguyen, Bich-Yen; Sadaka, Mariam; Maleville, Christophe, Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures.
Chakravarthi, Srinivasan; Chidambaram, Pr; Khamankar, Rajesh; Bu, Haowen; Grider, Douglas T., Nitrogen based implants for defect reduction in strained silicon.
Shimizu, Akihiro; Ooki, Nagatoshi; Nonaka, Yusuke; Ichinose, Katsuhiko, P-channel transistor having an increased channel mobility due to a compressive stress-inducing gate electrode.
Botula, Alan B.; Ellis-Monaghan, John J.; Joseph, Alvin J.; Levy, Max G.; Phelps, Richard A.; Slinkman, James A.; Wolf, Randy L., Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure.
Botula, Alan B.; Ellis-Monaghan, John J.; Joseph, Alvin J.; Levy, Max G.; Phelps, Richard A.; Slinkman, James A.; Wolf, Randy L., Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure.
Botula, Alan B.; Ellis-Monaghan, John J.; Joseph, Alvin J.; Levy, Max G.; Phelps, Richard A.; Slinkman, James A.; Wolf, Randy L., Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure.
Botula, Alan B.; Ellis-Monaghan, John J.; Joseph, Alvin J.; Levy, Max G.; Phelps, Richard A.; Slinkman, James A.; Wolf, Randy L., Silicon-on-insulator (SOI) structure configured for reduced harmonics, design structure and method.
Kronholz, Stephan; Boschke, Roman; Wiatr, Maciej; Javorka, Peter, Strain enhancement in transistors comprising an embedded strain-inducing semiconductor alloy by corner rounding at the top of the gate electrode.
Adam, Thomas N.; Bedell, Stephen W.; Dube, Abhishek; Harley, Eric C. T.; Holt, Judson R.; Reznicek, Alexander; Sadana, Devendra K.; Schepis, Dominic J.; Stoker, Matthew W.; Tabakman, Keith H., Stressed transistor with improved metastability.
Aggarwal, Ravinder; Conner, Rand; Disanto, John; Alexander, James A., Substrate reactor with adjustable injectors for mixing gases within reaction chamber.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.