Packaging of electronic chips with air-bridge structures
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/00
H01L-023/48
출원번호
US-0931510
(2004-09-01)
등록번호
US-7335965
(2008-02-26)
발명자
/ 주소
Farrar,Paul A.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg & Woessner, P.A.
인용정보
피인용 횟수 :
1인용 특허 :
183
초록▼
A circuit assembly for fabricating an air bridge structure and a method of fabricating an integrated circuit package capable of supporting a circuit assembly including an air bridge structure. A circuit assembly comprises an electronic chip and a conductive structure embedded in a plurality of mater
A circuit assembly for fabricating an air bridge structure and a method of fabricating an integrated circuit package capable of supporting a circuit assembly including an air bridge structure. A circuit assembly comprises an electronic chip and a conductive structure embedded in a plurality of materials having a plurality of vaporization temperatures. The plurality of materials is formed on the electronic chip and the conductive structure is coupled to the electronic chip. To fabricate the circuit assembly, a support structure, including interstices, is formed on an electronic chip. The interstices of the support structure are filled with a material having a vaporization temperature that is less than the vaporization temperature of the support structure. Conductive structures are embedded in the support structure and the material, and a connective structure is mounted on the support structure. Finally, the material is removed from the interstices by heating the circuit assembly.
대표청구항▼
What is claimed is: 1. An integrated circuit assembly comprising: an electronic chip; a support structure mounted on the electronic chip, the support structure having an interstice and a vaporization temperature; a material filling the interstice, the material having a vaporization temperature that
What is claimed is: 1. An integrated circuit assembly comprising: an electronic chip; a support structure mounted on the electronic chip, the support structure having an interstice and a vaporization temperature; a material filling the interstice, the material having a vaporization temperature that is less than the vaporization temperature of the support structure; a connective structure mounted on the support structure, wherein the connective structure is a controlled collapse chip connection (C4) structure; and a conductive structure capable of coupling the electronic chip to the connective structure, the conductive structure embedded in the support structure and the material and in contact with the material filling the interstice. 2. The integrated circuit assembly of claim 1, wherein the electronic chip is a dynamic random access memory chip. 3. The integrated circuit assembly of claim 1, wherein the support structure is fabricated from silicon dioxide. 4. The integrated circuit assembly of claim 1, wherein the support structure is a ribbed structure. 5. The integrated circuit assembly of claim 1, wherein the conductive structure is fabricated from a copper alloy. 6. An integrated circuit memory device comprising: an electronic memory chip; and a non-conductive ribbed structure mounted on the electronic memory chip and capable of protecting an air-bridge structure and supporting a C4 structure. 7. The integrated circuit memory device of claim 6, wherein the ribbed structure is fabricated from an inorganic insulator. 8. The integrated circuit memory device of claim 6, wherein the ribbed structure is fabricated from an organic material. 9. The integrated circuit memory device of claim 6, wherein the ribbed structure is fabricated from of a mix of organic and inorganic materials. 10. An integrated circuit assembly comprising: an electronic chip including a plurality of electronic devices; a material layer on a surface of the electronic chip, the material layer having a ribbed structure having a depth and forming one or more interstices, a plurality of conductive segments including at least one air-bridge structure having a horizontal conductive interconnect within the material layer and above and not in contact with the surface of the electronic chip and at least one vertical wiring via coupling the horizontal conductive interconnect to one or more of the plurality of electronic devices; a C4 structure including an insulating layer formed above the ribbed structure, above the conductive segments, and above the interstices, and coupled to the electronic chip through a plurality of conductive elements coupled to one or more of the plurality of conductive segments; and a substrate coupled to the C4 structure. 11. The integrated circuit assembly of claim 10, wherein the integrated circuit assembly is hermetically sealed. 12. The integrated circuit assembly of claim 11, wherein the integrated circuit assembly is back filled with helium. 13. The integrated circuit assembly of claim 11, wherein the integrated circuit assembly is back filled with a helium rich gas mixture. 14. The integrated circuit assembly of claim 10, wherein the material is air. 15. The integrated circuit assembly of claim 10, further comprising a heat sink coupled to the electronic chip. 16. The integrated circuit assembly of claim 15, wherein the integrated circuit assembly is hermetically sealed. 17. The integrated circuit assembly of claim 16, wherein the integrated circuit assembly is back filled with helium. 18. A computer system comprising: a processor; a memory device having a plurality of circuit devices, the memory device coupled to the processor; and an air-bridge structure and a support structure fabricated on the memory device, the air-bridge structure capable of coupling at least two of the plurality of circuit devices and the support structure capable of supporting the memory device mounted as a flip chip, wherein the support structure includes a ribbed structure formed on a surface of the memory device and having a depth about equal to a distance from a surface of the memory device to a wiring layer, the air bridge structure having a horizontal conductive interconnect above and not in contact with the surface of the memory device and at least one vertical wiring via coupling the horizontal conductive interconnect to one or more of the plurality of circuit devices. 19. The computer system of claim 18, wherein the air-bridge structure is embedded in a dielectric having a dielectric constant of about 1. 20. The computer system of claim 18, wherein the support structure is designed to support the entire weight of the memory device. 21. An integrated circuit assembly comprising: an electronic chip; a plurality of material that includes a support structure having a plurality of elongate support members that are approximately parallel to one of the sides of the electronic chip; and a plurality of conductive structures embedded in the plurality of materials, each of the plurality of materials having a different vaporization temperature, the plurality of materials is formed on the electronic chip, wherein the plurality of conductive structures are coupled to the electronic chip, and at least one of the plurality of conductive structures is free from contact with any portion of the plurality of elongate support members. 22. An integrated circuit assembly comprising: an electronic chip; a ribbed support structure mounted on the electronic chip, the ribbed support structure having a vaporization temperature, wherein the ribbed support structure comprises a number of support members, wherein the number of support members are parallel to one of the sides of the electronic chip and are approximately the length of the electronic chip, the number of support members arranged to create a plurality of interstices; a material filling one or more of the plurality of interstices, the material having a vaporization temperature that is less than the vaporization temperature of the ribbed support structure; a controlled collapse chip connection (C4) connective structure mounted on the ribbed support structure, wherein the C4 structure is to mount on a silicon substrate; and a conductive structure capable of coupling the electronic chip to the connective structure, the conductive structure embedded in the ribbed support structure and the material. 23. The integrated circuit assembly of claim 1, wherein the material includes carbon. 24. The integrated circuit memory device of claim 6, wherein the ribbed structures includes one or more interstices. 25. The integrated circuit memory device of claim 24, wherein the one or more interstices include fill material. 26. The integrated circuit memory device of claim 25, wherein the fill material includes carbon. 27. The computer system of claim 18, wherein the support structure is embedded in a material layer. 28. The computer system of claim 27, wherein the material layer includes carbon. 29. The integrated circuit assembly of claim 21, wherein at least one of the plurality of materials is carbon. 30. The integrated circuit assembly of claim 22, wherein the material includes carbon. 31. The integrated circuit assembly of claim 10, wherein the horizontal conductive interconnect is embedded in a material including carbon. 32. The integrated circuit assembly of claim 10, wherein the electronic chip is a memory chip. 33. The integrated circuit assembly of claim 21, wherein the electronic chip is a memory chip. 34. The integrated circuit assembly of claim 22, wherein the electronic chip is a memory chip. 35. The integrated circuit assembly of claim 10, wherein the insulating layer of the C4 structure is in contact with the support structure. 36. The integrated circuit assembly of claim 35, wherein the ribbed structure includes silicon nitride. 37. The computer system of claim 18, wherein the ribbed structure includes silicon nitride. 38. The integrated circuit assembly of claim 21, wherein the support structure includes a ribbed structure.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (183)
Lee Jong H. (Taegu KRX), 8-beam bridge-type silicon acceleration sensor and the fabricating method thereof.
Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Kulkarni Subodh K. (Fishkill NY), Air-filled isolation trench with chemically vapor deposited silicon dioxide cap.
Grant Larry A. (Saratoga CA) Marder James M. (Shaker Heights OH) Wright Wayne L. (San Jose CA), Aluminum-beryllium alloys having high stiffness and low thermal expansion for memory devices.
Susan J. Babinec ; Mechelle A. Blanchard ; Martin J. Guest ; Brian W. Walther ; Bharat I. Chaudhary ; Russell P. Barry DE, COMPOSITIONS OF INTERPOLYMERS OF .alpha.-OLEFIN MONOMERS WITH ONE OR MORE VINYL OR VINYLIDENE AROMATIC MONOMERS AND/OR ONE OR MORE HINDERED ALIPHATIC OR CYCLOALIPHATIC VINYL OR VINYLIDENE MONOMERS BL.
Bernstein Jonathan J. (Tempe AZ) Koger T. Bruce (Buckeye AZ) Chanley Charles S. (Scottsdale AZ), Carbon film oxidation for free-standing film formation.
Buchwalter, Leena P.; Callegari, Alessandro Cesare; Cohen, Stephan Alan; Graham, Teresita Ordonez; Hummel, John P.; Jahnes, Christopher V.; Purushothaman, Sampath; Saenger, Katherine Lynn; Shaw, Jane, Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
Araps Constance J. (Wappingers Falls NY) Kandetzke Steven M. (Fishkill NY) Takacs Mark A. (Poughkeepsie NY), Electronic components comprising polyimide-filled isolation structures.
Craig Jon Hawker ; James L. Hedrick ; Robert D. Miller ; Willi Volksen, Electronic devices with dielectric compositions and method for their manufacture.
Rostoker Michael D. ; Schneider Mark R. ; Pasch Nicholas F., Electronic system having fluid-filled and gas-filled thermal cooling of its semiconductor devices.
Chrysler Gregory M. (Poughkeepsie NY) Vader David T. (New Paltz NY), Electronics package with improved thermal management by thermoacoustic heat pumping.
Chiang Chien ; Fraser David B. ; Mack Anne S. ; Lee Jin ; Tzeng Sing-Mo,TWX ; Pan Chuanbin ; Ochoa Vicky ; Marieb Thomas ; Fang Sychyi, Fabricating low K dielectric interconnect systems by using dummy structures to enhance process.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Wu Andrew L. (Shrewsbury) Smelser Donald W. (Bolton) Bruce ; II E. William (Lunenburg MA) O\Dea John (Galway IRX), High density memory array packaging.
Fitch Jon T. (Austin TX) Venkatesan Suresh (Austin TX) Witek Keith E. (Austin TX), Integrated circuit having both vertical and horizontal devices and process for making the same.
Park Min,KRX ; Yu Hyun-Kyu,KRX ; Kim Cheon-Soo,KRX ; Kim Chung-Hwan,KRX ; Kim Dae-Yong,KRX, Integrated inductor device and method for fabricating the same.
Bertin Claude Louis (South Burlington VT) Howell Wayne John (South Burlington VT) Hedberg Erik Leigh (Essex Junction VT) Kalter Howard Leo (Colchester VT) Kelley ; Jr. Gordon Arthur (Essex Junction V, Integrated mulitchip memory module, structure and fabrication.
Mori Toshihiko (Kawasaki JPX), Memory device, method for reading information from the memory device, method for writing information into the memory dev.
Irrinki V. Swamy ; Kapoor Ashok ; Leung Raymond ; Owens Alex ; Wik Thomas R., Memory system including an on-chip temperature sensor for regulating the refresh rate of a DRAM array.
Zhou Mei-Sheng,SGX ; Chooi Simon,SGX, Method for forming an air gap as low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer.
DeHaven Robert Keith (Austin TX) Wenzel James F. (Austin TX), Method for manufacturing a stimulus wafer for use in a wafer-to-wafer testing system to test integrated circuits located.
Araps Constance J. (Wappingers Falls NY) Kandetzke Steven M. (Fishkill NY) Kutner Ellen L. (Poughquag NY) Takacs Mark A. (Poughkeepsie NY), Method for preparation of semiconductor structures and devices which utilize polymeric dielectric materials.
Villa Flavio,ITX ; Ferrari Paolo,ITX ; Vigna Benedetto,ITX, Method of fabricating integrated semiconductor devices comprising a chemoresistive gas microsensor.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
Juengling Werner ; Prall Kirk D. ; Iyer Ravi ; Sandhu Gurtej S. ; Blalock Guy, Method of forming materials between conductive electrical components, and insulating materials.
Sachdev Krishna G. (Hopewell Junction NY) Whitaker Joel R. (Port Ewen NY) Ahmad Umar M. (Hopewell Junction NY), Method of forming patterned polyimide films.
El-Kareh Badih (South Hero VT) Garnache Richard R. (Shelburne VT) Ghatalia Ashwin K. (Hopewell Junction NY), Method of making a contact to a trench isolated device.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Method of making a semiconductor device having a low permittivity dielectric.
Gnade Bruce E. (Dallas TX) Cho Chih-Chen (Richardson TX) Smith Douglas M. (Albuquerque NM), Method of making a semiconductor device using a low dielectric constant material.
Gardner Mark I. ; Hause Frederick N. ; May Charles E., Method of making air gap isolation by making a lateral EPI bridge for low K isolation advanced CMOS fabrication.
Havemann Robert H. (Garland TX) Jeng Shin-Puu (Plano TX) Gnade Bruce E. (Rowlett TX) Cho Chih-Chen (Richardson TX), Method of making an interconnect structure with an integrated low density dielectric.
Tsai Chia-Shiung,TWX ; Cheng Yao-Yi,TWX ; Tao Hun-Jan,TWX, Method to improve adhesion between an overlying oxide hard mask and an underlying low dielectric constant material.
Jerominek Hubert,CAX ; Renaud Martin,CAX ; Swart Nicholas R.,CAX, Microbridge structure for emitting or detecting radiations and method for forming such microbridge structure.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Rutherford Nicole ; Drage James S. ; Katsanes Ron ; Wu Hui-Jung ; Ramos Teresa, Nanoporous silica treated with siloxane polymers for ULSI applications.
Fitzgibbons Eugene T. ; Han Chien-Jih, Pixel structure having a bolometer with spaced apart absorber and transducer layers and an associated fabrication method.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Hedrick Jeffrey Curtis ; Hedrick James Lupton ; Hilborn Jons Gunnar,CHX ; Liao Yun-Hsin ; Miller Robert Dennis ; Shih Da-Yuan, Process for making a foamed elastomeric polymer.
Zaidel Simon A. (Manlius NY) Alcorn Terrence S. (Liverpool NY) Kopp William F. (Liverpool NY) Pifer George C. (North Syracuse NY), Process for making air bridges for integrated circuits.
Sakamoto Mitsuru (Tokyo JPX) Hamano Kuniyuki (Tokyo JPX), Semiconductor device having multilayered wiring structure with a small parasitic capacitance.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
Schwank James R. ; Shaneyfelt Marty R. ; Draper Bruce L. ; Dodd Paul E., Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications.
Barth John E. ; Bertin Claude L. ; Dreibelbis Jeffrey H. ; Ellis Wayne F. ; Howell Wayne J. ; Hedberg Erik L. ; Kalter Howard L. ; Tonti William R. ; Wheater Donald L., Structures for wafer level test and burn-in.
Bang Christopher A. (Cambridge MA) Flik Markus I. (Boston MA) Schmidt Martin A. (Reading MA) Zhang Zhoumin (Cambridge MA), Superconducting detector and method of making same.
Shanker Bangalore J. (Santa Clara CA) Belani Jagdish G. (Cupertino CA), Use of a heat pipe integrated with the IC package for improving thermal performance.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.