$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Packaging of electronic chips with air-bridge structures 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/00
  • H01L-023/48
출원번호 US-0931510 (2004-09-01)
등록번호 US-7335965 (2008-02-26)
발명자 / 주소
  • Farrar,Paul A.
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Schwegman, Lundberg & Woessner, P.A.
인용정보 피인용 횟수 : 1  인용 특허 : 183

초록

A circuit assembly for fabricating an air bridge structure and a method of fabricating an integrated circuit package capable of supporting a circuit assembly including an air bridge structure. A circuit assembly comprises an electronic chip and a conductive structure embedded in a plurality of mater

대표청구항

What is claimed is: 1. An integrated circuit assembly comprising: an electronic chip; a support structure mounted on the electronic chip, the support structure having an interstice and a vaporization temperature; a material filling the interstice, the material having a vaporization temperature that

이 특허에 인용된 특허 (183)

  1. Lee Jong H. (Taegu KRX), 8-beam bridge-type silicon acceleration sensor and the fabricating method thereof.
  2. Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Kulkarni Subodh K. (Fishkill NY), Air-filled isolation trench with chemically vapor deposited silicon dioxide cap.
  3. Grant Larry A. (Saratoga CA) Marder James M. (Shaker Heights OH) Wright Wayne L. (San Jose CA), Aluminum-beryllium alloys having high stiffness and low thermal expansion for memory devices.
  4. Choulga Alexandre,DEX ; Ahlers Benedikt,DEX ; Cammann Karl,DEX, Analyte-selective sensor.
  5. Meyer,Michael T., Apparatus for heat transfer and critical heat flux enhancement.
  6. Nichols Michael F. (Columbia MO) Hahn Allen W. (Columbia MO), Article having a composite insulative coating.
  7. Osakabe, Hiroyuki, Boiling cooler for cooling heating element by heat transfer with boiling.
  8. Susan J. Babinec ; Mechelle A. Blanchard ; Martin J. Guest ; Brian W. Walther ; Bharat I. Chaudhary ; Russell P. Barry DE, COMPOSITIONS OF INTERPOLYMERS OF .alpha.-OLEFIN MONOMERS WITH ONE OR MORE VINYL OR VINYLIDENE AROMATIC MONOMERS AND/OR ONE OR MORE HINDERED ALIPHATIC OR CYCLOALIPHATIC VINYL OR VINYLIDENE MONOMERS BL.
  9. Bernstein Jonathan J. (Tempe AZ) Koger T. Bruce (Buckeye AZ) Chanley Charles S. (Scottsdale AZ), Carbon film oxidation for free-standing film formation.
  10. Buchwalter, Leena P.; Callegari, Alessandro Cesare; Cohen, Stephan Alan; Graham, Teresita Ordonez; Hummel, John P.; Jahnes, Christopher V.; Purushothaman, Sampath; Saenger, Katherine Lynn; Shaw, Jane, Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
  11. Nakai Toshio (Tokyo JPX) Saito Tamio (Tokyo JPX), Color image sensor.
  12. Bertolet Allan ; Fiore James ; Gramatski Eberhard, Consolidated chip design for wire bond and flip-chip package technologies.
  13. Werner Juengling ; Kirk D. Prall ; Ravi Iyer ; Gurtej S. Sandhu ; Guy Blalock, Constructions comprising insulative materials.
  14. Perelman Robert D. (Hazel Crest IL), Corrugated coaxial cable.
  15. Lauffer Donald K. (Poway CA) Sanwo Ikuo J. (San Marcos CA) Tipon Donald G. (San Diego CA), Cryogenic packaging scheme.
  16. Peter K. Yu ; Michael D. Rostoker, DRAM enhanced processor.
  17. Jang, Syun-Ming, Delamination resistant multi-layer composite dielectric layer employing low dielectric constant dielectric material.
  18. Hause Fred N. ; Bandyopadhyay Basab ; Dawson Robert ; Fulford ; Jr. H. Jim ; Michael Mark W. ; Brennan William S., Dissolvable dielectric method.
  19. Shirai Koji (Kawasaki JPX), Dual anode MOS SCR with anti crosstalk collecting region.
  20. Yoshikawa Takamasa,JPX ; Ogasawara Kiyohide,JPX ; Ito Hiroshi,JPX, Electron emission device and display using the same.
  21. Araps Constance J. (Wappingers Falls NY) Kandetzke Steven M. (Fishkill NY) Takacs Mark A. (Poughkeepsie NY), Electronic components comprising polyimide-filled isolation structures.
  22. Craig Jon Hawker ; James L. Hedrick ; Robert D. Miller ; Willi Volksen, Electronic devices with dielectric compositions and method for their manufacture.
  23. Rostoker Michael D. ; Schneider Mark R. ; Pasch Nicholas F., Electronic system having fluid-filled and gas-filled thermal cooling of its semiconductor devices.
  24. Chrysler Gregory M. (Poughkeepsie NY) Vader David T. (New Paltz NY), Electronics package with improved thermal management by thermoacoustic heat pumping.
  25. Matsuura Katsumi,JPX ; Takenouchi Shigeki,JPX, Electrophotographic image forming method.
  26. Chiang Chien ; Fraser David B. ; Mack Anne S. ; Lee Jin ; Tzeng Sing-Mo,TWX ; Pan Chuanbin ; Ochoa Vicky ; Marieb Thomas ; Fang Sychyi, Fabricating low K dielectric interconnect systems by using dummy structures to enhance process.
  27. Kohl Paul A. ; Zhao Qiang ; Bidstrup Allen Sue Ann, Fabrication of a semiconductor device with air gaps for ultra-low capacitance interconnections.
  28. Matsumoto Shigeyuki (Atsugi JPX) Ikeda Osamu (Tokyo JPX), Flat semiconductor wiring layers.
  29. Venkataraman Sundar Kilnagar, Foamed fluoropolymer.
  30. Topchiashvili Mikhail Izmailovich (ULITSA Tashkentskaya ; 27/12 ; pod\ezd ; 3 Tbilisi SU) Datsko Taisia Fedorovna (PEREULOK Dekabristov ; 1 Tbilisi SU) Kikvilashvili Givi Mikhailovich (ULITSA Griboed, Foamed polymer semiconductor composition and a method of producing thereof.
  31. Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
  32. Wu Andrew L. (Shrewsbury) Smelser Donald W. (Bolton) Bruce ; II E. William (Lunenburg MA) O\Dea John (Galway IRX), High density memory array packaging.
  33. Symko, Orest G.; Abdel-Rahman, Ehab; Zhang, DeJuan; Klein, Thierry, High frequency thermoacoustic refrigerator.
  34. Muschiatti Lawrence C. (Wilmington DE), High speed insulated conductors.
  35. Ayasli Yalcin (Lexington MA), High-power FET circuit.
  36. Matsuda Hajime,JPX, High-speed semiconductor device having a dual-layer gate structure and a fabrication process thereof.
  37. Jeng Shin-Puu ; Chang Mi-Chang, Highly thermally conductive interconnect structure for intergrated circuits.
  38. Frederic Boutaud FR; Jason Jones ; Marc Couvrat FR; Oliver Mougenot FR; Mansoor A. Chishtie, Host port interface.
  39. Nakamura, Satoshi; Takada, Kenji; Hagihara, Yoshio; Miyatake, Shigehiro, Image pickup device with integral amplification.
  40. Takaya Toshihiko,JPX ; Anzai Shunju,JPX ; Oikawa Tomohiro,JPX, Image-forming device and method of manufacturing dielectric sheet.
  41. Juengling Werner ; Prall Kirk D. ; Iyer Ravi ; Sandhu Gurtej S. ; Blalock Guy, Insulating materials.
  42. Farrar, Paul A., Insulators for high density circuits.
  43. Farrar, Paul A., Insulators for high density circuits.
  44. Farrar,Paul A., Integrated circuit cooling system and method.
  45. Farrar, Paul A., Integrated circuit device structure including foamed polymeric material.
  46. Lu Jiong-Ping ; Jin Changming, Integrated circuit dielectric and method.
  47. Fitch Jon T. (Austin TX) Venkatesan Suresh (Austin TX) Witek Keith E. (Austin TX), Integrated circuit having both vertical and horizontal devices and process for making the same.
  48. Pang Kurt, Integrated circuit structures having gas pockets and method for forming integrated circuit structures having gas pockets.
  49. Manning Monte (Kuna ID), Integrated circuitry having a pair of adjacent conductive lines.
  50. Park Min,KRX ; Yu Hyun-Kyu,KRX ; Kim Cheon-Soo,KRX ; Kim Chung-Hwan,KRX ; Kim Dae-Yong,KRX, Integrated inductor device and method for fabricating the same.
  51. Bertin Claude Louis (South Burlington VT) Howell Wayne John (South Burlington VT) Hedberg Erik Leigh (Essex Junction VT) Kalter Howard Leo (Colchester VT) Kelley ; Jr. Gordon Arthur (Essex Junction V, Integrated mulitchip memory module, structure and fabrication.
  52. Ford Joseph Earl, Integrated opto-mechanical apparatus.
  53. Chiang Chien ; Fraser David B., Interconnect structure using a combination of hard dielectric and polymer as interlayer dielectrics.
  54. Havemann Robert H. ; Jeng Shin-Puu ; Gnade Bruce E. ; Cho Chih-Chen, Interconnect structure with an integrated low density dielectric.
  55. Shih-Wei Sun TW, Interconnect structure with gas dielectric compatible with unlanded vias.
  56. Takeda Eriko (Tokyo JPX) Nishino Toshikazu (Kawasaki JPX), Josephson signal detector, measurement device using the same, and method of use.
  57. Takahara, Hiroshi, Liquid crystal display panel including a light shielding film to control incident light.
  58. Jeng Shin-Puu, Low capacitance interconnect structure for integrated circuits.
  59. Jeng Shin-Puu, Low capacitance interconnect structure for integrated circuits using decomposed polymers.
  60. Farrar, Paul A., Low dielectric constant STI with SOI devices.
  61. Rosenmayer C. Thomas, Low dielectric constant material for use as an insulation element in an electronic device.
  62. Farrar, Paul A., Low dielectric constant shallow trench isolation.
  63. Farrar, Paul A., Low dielectric constant shallow trench isolation.
  64. Paul A. Farrar, Low dielectric constant shallow trench isolation.
  65. Hill Darrell G., Low thermal impedance integrated circuit.
  66. Mori Toshihiko (Kawasaki JPX), Memory device, method for reading information from the memory device, method for writing information into the memory dev.
  67. Irrinki V. Swamy ; Kapoor Ashok ; Leung Raymond ; Owens Alex ; Wik Thomas R., Memory system including an on-chip temperature sensor for regulating the refresh rate of a DRAM array.
  68. Farrar, Paul A., Memory system with conductive structures embedded in foamed insulator.
  69. Wycliffe Paul A. (Kingston CAX), Metal-air bipolar cell unit.
  70. O\Connor Loretta J. (Westford VT) Previti-Kelly Rosemary A. (Richmond VT) Reen Thomas J. (Essex Junction VT), Metallized vias in polyimide.
  71. Petefish William George, Method and apparatus for improving wireability in chip modules.
  72. Farrar Paul A., Method and support structure for air bridge wiring of an integrated circuit.
  73. Chiang Chien ; Fraser David B. ; Ochoa Vicky ; Pan Chuanbin ; Tzeng Sing-Mo H., Method for forming air gaps for advanced interconnect systems.
  74. Zhou Mei-Sheng,SGX ; Chooi Simon,SGX, Method for forming an air gap as low dielectric constant material using buckminsterfullerene as a porogen in an air bridge or a sacrificial layer.
  75. Kagamihara Masaki,JPX, Method for forming an air gap in an insulating film between adjacent interconnection conductors in a semiconductor device.
  76. Barlocchi, Gabriele; Villa, Flavio, Method for forming horizontal buried channels or cavities in wafers of monocrystalline semiconductor material.
  77. DeHaven Robert Keith (Austin TX) Wenzel James F. (Austin TX), Method for manufacturing a stimulus wafer for use in a wafer-to-wafer testing system to test integrated circuits located.
  78. Araps Constance J. (Wappingers Falls NY) Kandetzke Steven M. (Fishkill NY) Kutner Ellen L. (Poughquag NY) Takacs Mark A. (Poughkeepsie NY), Method for preparation of semiconductor structures and devices which utilize polymeric dielectric materials.
  79. Endo Kazuhiko,JPX, Method for preparing a fluoro-containing polyimide film.
  80. Villa Flavio,ITX ; Ferrari Paolo,ITX ; Vigna Benedetto,ITX, Method of fabricating integrated semiconductor devices comprising a chemoresistive gas microsensor.
  81. Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
  82. Farrar Paul A., Method of forming a support structure for air bridge wiring of an integrated circuit.
  83. Gonzalez Fernando, Method of forming an isolation structure in a semiconductor device.
  84. Farrar Paul A., Method of forming foamed polymeric material for an integrated circuit.
  85. Forbes Leonard ; Ahn Kie Y., Method of forming insulating material between components of an integrated circuit.
  86. Soclof Sidney I. (San Gabriel CA), Method of forming integrated circuit chip transmission line.
  87. Buynoski Matthew S., Method of forming low dielectric semiconductor device with rigid, metal silicide lined interconnection system.
  88. Juengling Werner ; Prall Kirk D. ; Iyer Ravi ; Sandhu Gurtej S. ; Blalock Guy, Method of forming materials between conductive electrical components, and insulating materials.
  89. Sachdev Krishna G. (Hopewell Junction NY) Whitaker Joel R. (Port Ewen NY) Ahmad Umar M. (Hopewell Junction NY), Method of forming patterned polyimide films.
  90. El-Kareh Badih (South Hero VT) Garnache Richard R. (Shelburne VT) Ghatalia Ashwin K. (Hopewell Junction NY), Method of making a contact to a trench isolated device.
  91. Matsuura Masazumi,JPX, Method of making a semiconductor device.
  92. Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Method of making a semiconductor device having a low permittivity dielectric.
  93. Gnade Bruce E. (Dallas TX) Cho Chih-Chen (Richardson TX) Smith Douglas M. (Albuquerque NM), Method of making a semiconductor device using a low dielectric constant material.
  94. Gardner Mark I. ; Hause Frederick N. ; May Charles E., Method of making air gap isolation by making a lateral EPI bridge for low K isolation advanced CMOS fabrication.
  95. Havemann Robert H. (Garland TX) Jeng Shin-Puu (Plano TX) Gnade Bruce E. (Rowlett TX) Cho Chih-Chen (Richardson TX), Method of making an interconnect structure with an integrated low density dielectric.
  96. Te Velde, Ties S., Method of manufacturing a wiring system.
  97. Fujihira Mitsuaki (Yokohama JPX), Method of manufacturing semiconductor device.
  98. Uda Takayuki (Ohme JPX) Tanaka Tasuku (Ohme JPX) Emoto Yoshiaki (Higashiyamato JPX) Kuroda Shigeo (Ohme JPX), Method of manufacturing semiconductor integrated circuit device.
  99. Matsumoto Shigeyuki,JPX ; Ikeda Osamu,JPX, Method of producing a wiring for a semiconductor circuit.
  100. Tsai Chia-Shiung,TWX ; Cheng Yao-Yi,TWX ; Tao Hun-Jan,TWX, Method to improve adhesion between an overlying oxide hard mask and an underlying low dielectric constant material.
  101. Eldridge, Jerome Michael, Methods for forming void regions, dielectric regions and capacitor constructions.
  102. Carey David H. (Austin TX), Methods of forming channels and vias in insulating layers.
  103. Forbes Leonard ; Ahn Kie Y., Methods of forming insulating materials, and methods of forming insulating materials around a conductive component.
  104. Juengling,Werner; Prall,Kirk D.; Iyer,Ravi; Sandhu,Gurtej S.; Blalock,Guy, Methods of forming materials between conductive electrical components, and insulating materials.
  105. Eldridge Jerome Michael, Methods of forming void regions dielectric regions and capacitor constructions.
  106. Jerominek Hubert,CAX ; Renaud Martin,CAX ; Swart Nicholas R.,CAX, Microbridge structure for emitting or detecting radiations and method for forming such microbridge structure.
  107. Elliott ; Jr. Jarrell R. (Northfield Center OH) Srinivasan Gokul (Akron OH) Dhanuka Manish (Akron OH) Akhaury Ranjan (Akron OH), Microcellular foams.
  108. Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
  109. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device package filled with liquid or pressurized gas and associated method of manufacture.
  110. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device package with conductive elements and associated method of manufacture.
  111. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device with package with conductive elements and associated method of manufacture.
  112. Jerominek Hubert,CAX ; Renaud Martin,CAX ; Swart Nicholas R.,CAX, Microstructure suspended by a microsupport.
  113. Fathauer George H. (Mesa AZ), Monitor for seed planting apparatus.
  114. Farrar, Paul A.; Eldridge, Jerome M., Multi-chip electronic package and cooling system.
  115. Bhansali Ameet ; Zhu Qing, Multi-layer C4 flip-chip substrate.
  116. Andrews Lawrence P. ; Beckman Richard C. ; Petty ; Jr. Joseph C. ; Sinibaldi John C., Multi-speed DSP kernel and clock mechanism.
  117. Tanahashi Shigeo,JPX, Multilayer circuit board.
  118. Wu Andrew L. (Shrewsbury MA), Multilayer interconnection system for multichip high performance semiconductor packaging.
  119. Kitamura Naoya (Yokohama JPX) Sugiyama Hisashi (Yokosuka JPX) Yamaguchi Yoshihide (Fujisawa JPX) Kyoui Masayuki (Yokohama JPX) Murooka Hideyasu (Yokohama JPX) Iwamura Ryoji (Yokohama JPX) Watanabe Ma, Multilayer wiring board fabricating method.
  120. Ahn, Kie Y.; Forbes, Leonard; Eldridge, Jerome M., Multilevel copper interconnect with double passivation.
  121. Ahn,Kie Y.; Forbes,Leonard; Eldridge,Jerome M., Multilevel copper interconnect with double passivation.
  122. Havemann Robert H. (Plano TX) Jeng Shin-puu (Plano TX), Multilevel interconnect structure with air gaps formed between metal leads.
  123. Farrar, Paul A.; Eldridge, Jerome M., Multiple chip stack structure and cooling system.
  124. Farrar, Paul A.; Eldridge, Jerome M., Multiple chip stack structure and cooling system.
  125. Rutherford Nicole ; Drage James S. ; Katsanes Ron ; Wu Hui-Jung ; Ramos Teresa, Nanoporous silica treated with siloxane polymers for ULSI applications.
  126. Rao G. R. Mohan ; Holland Wayland Bart, Non-volatile and memory fabricated using a dynamic memory process and method therefor.
  127. Kotani Seigo (Zama-Iriya Heights 3-503 ; 1-147-1 Iriya ; Zama-shi ; Kanagawa ; 228 JPX) Sakai Hiroyuki (1-9 ; Kojima Nagano-shi ; Nagano ; 381 JPX) Takenouchi Toshikazu (2-5-9 Nishi-machi ; Nakano-sh, Package for superconducting devices.
  128. Hu,Chuan; Emery,Richard D., Package with integrated wick layer and method for heat removal.
  129. Standley Robert W. (Naperville IL), Photoconducting amorphous carbon.
  130. Fitzgibbons Eugene T. ; Han Chien-Jih, Pixel structure having a bolometer with spaced apart absorber and transducer layers and an associated fabrication method.
  131. Farrar, Paul A., Polynorbornene foam insulation for integrated circuits.
  132. Jeng Shin-Puu (Plano TX), Porous insulator for line-to-line capacitance reduction.
  133. Craig S. Allen ; Nikoi Annan ; Robert M. Blankenship ; Michael K. Gallagher ; Robert H. Gore ; Angelo A. Lamola ; Yujian You, Porous materials.
  134. Ahn Kie Y. ; Forbes Leonard, Porous silicon oxycarbide integrated circuit insulator.
  135. Delgado Jose Avelino ; Gaul Stephen Joseph, Pre-bond cavity air bridge.
  136. Chao Fang-Ching,TWX, Process for fabricating a storage capacitor for semiconductor memory devices.
  137. Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
  138. Watanabe Joy Kimi ; Stankus John Joseph, Process for forming a semiconductor device.
  139. Matthews James A. (878 Alcosta Dr. Milpitas CA 95035), Process for forming planarized, air-bridge interconnects on a semiconductor substrate.
  140. Hedrick Jeffrey Curtis ; Hedrick James Lupton ; Hilborn Jons Gunnar,CHX ; Liao Yun-Hsin ; Miller Robert Dennis ; Shih Da-Yuan, Process for making a foamed elastomeric polymer.
  141. Zaidel Simon A. (Manlius NY) Alcorn Terrence S. (Liverpool NY) Kopp William F. (Liverpool NY) Pifer George C. (North Syracuse NY), Process for making air bridges for integrated circuits.
  142. Gore ; Robert W., Process for producing filled porous PTFE products.
  143. White Lawrence H. (Vestal NY), Process for surface mounting flip chip carrier modules.
  144. Adlerstein Michael G. (Wellesley MA), Push-pull heterojunction bipolar transistor.
  145. Chan Tsiu C. ; Zamanian Mehdi, Radiation hardened semiconductor memory.
  146. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, SIMD/MIMD processing synchronization.
  147. Dubhashi, Ajit, Sealed liquid cooled electronic device.
  148. Clevenger Lawrence A ; Hsu Louis L., Semi-sacrificial diamond for air dielectric formation.
  149. Koyama Jun,JPX ; Takemura Yasuhiko,JPX ; Hayakawa Masahiko,JPX ; Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Ohtani Hisashi,JPX, Semiconductor active matrix circuit.
  150. Igor Y. Khandros ; Thomas H. DiStefano, Semiconductor chip assembly with anisotropic conductive adhesive connections.
  151. Tobita Youichi,JPX, Semiconductor device having a capacitance element with excellent area efficiency.
  152. Adachi, Kazuhiko, Semiconductor device having a flip-chip construction.
  153. Sakamoto Mitsuru (Tokyo JPX) Hamano Kuniyuki (Tokyo JPX), Semiconductor device having multilayered wiring structure with a small parasitic capacitance.
  154. Hiroshi Kudo JP, Semiconductor device manufacturing method.
  155. Higashi Kazuyuki,JPX ; Matsunaga Noriaki,JPX ; Kajita Akihiro,JPX ; Matsuda Tetsuo,JPX ; Iijima Tadashi,JPX ; Kaneko Hisashi,JPX ; Shibata Hideki,JPX ; Nakamura Naofumi,JPX ; Anand Minakshisundaran B, Semiconductor device manufacturing method and semiconductor device.
  156. Hartauer Siegbert (Landshut DEX), Semiconductor device with force and/or acceleration sensor.
  157. Ferrari Paolo,ITX ; Foroni Mario,ITX ; Vigna Benedetto,ITX ; Villa Flavio,ITX, Semiconductor integrated capacitive acceleration sensor and relative fabrication method.
  158. Miyamoto, Koji; Yoshida, Kenji; Kaneko, Hisashi, Semiconductor integrated circuit device having multilevel interconnection.
  159. Murata Jun (Kunitachi JPX) Miyazawa Hideyuki (Ohme JPX) Asayama Kyoichiro (Tachikawa JPX) Tamba Akihiro (Hitachi JPX) Yukutake Seigou (Hitachi JPX) Miyazawa Hiroyuki (Kodaira JPX) Kobayashi Yutaka (K, Semiconductor integrated circuit device including a dielectric breakdown prevention circuit.
  160. Nishimoto Shozo (Tokyo JPX), Semiconductor memory device.
  161. Ishibashi Koichiro (Kodaira JPX) Sasaki Katsuro (Burlingame CA) Komiyaji Kunihiro (Hachiouji JPX) Aoto Toshiro (Musashimurayama JPX) Morita Sadayuki (Akishima JPX), Semiconductor memory device having a large storage capacity and a high speed operation.
  162. Mori Toshihiko (Kawasaki JPX) Yokoyama Naoki (Kawasaki JPX), Semiconductor memory device that uses a negative differential resistance.
  163. Derderian Garo J. ; Sandhu Gurtej S., Semiconductor processing method of making electrical contact to a node.
  164. Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
  165. Akram Salman, Semiconductor substrate-based BGA interconnection and methods of farication same.
  166. Schwank James R. ; Shaneyfelt Marty R. ; Draper Bruce L. ; Dodd Paul E., Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications.
  167. Soo Choi Pheng,MYX ; Loh Wye Boon,MYX ; Chan Lap, Simplified dual damascene process utilizing PPMSO as an insulator layer.
  168. Landry-Coltrain Christine J. ; Coltrain Bradley K. ; Corrigan Michael J., Simultaneous coatings of stearamide lubricant layer.
  169. Cosley, Michael R.; Fischer, Richard L.; Thiesen, Jack H.; Willen, Gary S., Small scale chip cooler assembly.
  170. Ornstein Leonard (White Plains NY), Specimen mounting adhesive composition.
  171. Andoh Takeshi (Tokyo JPX), Static semiconductor memory device.
  172. Nishida Seiki,JPX ; Nakashima Junji,JPX ; Serikawa Osami,JPX ; Ochiai Ikuo,JPX, Steel wire of high strength excellent in fatigue characteristics.
  173. Grill Alfred ; Saenger Katherine Lynn, Structure and fabrication method for stackable, air-gap-containing low epsilon dielectric layers.
  174. Chu Sam (San Jose CA), Structure and method for improved memory arrays and improved electrical contacts in semiconductor devices.
  175. Hueckel Gary R. (Wappingers Falls NY) Prokop George S. (Fishkill NY), Structure for inhibiting forward bias beta degradation.
  176. Barth John E. ; Bertin Claude L. ; Dreibelbis Jeffrey H. ; Ellis Wayne F. ; Howell Wayne J. ; Hedberg Erik L. ; Kalter Howard L. ; Tonti William R. ; Wheater Donald L., Structures for wafer level test and burn-in.
  177. Bang Christopher A. (Cambridge MA) Flik Markus I. (Boston MA) Schmidt Martin A. (Reading MA) Zhang Zhoumin (Cambridge MA), Superconducting detector and method of making same.
  178. Baldwin Daniel F. (Medford MA) Suh Nam P. (Sudbury MA) Park Chul B. (Cambridge MA) Cha Sung W. (Cambridge MA), Supermicrocellular foamed materials.
  179. Smith, Robert W. M.; Poese, Matthew E.; Garrett, Steven L.; Wakeland, Ray S., Thermoacoustic device.
  180. Moss William C. (San Mateo CA), Thermoacoustic refrigerator.
  181. Paul A. Farrar, Three-dimensional multichip module.
  182. Hrivnak, Jeffrey A., Titanium dioxide nucleating agent systems for foamable polymer compositions.
  183. Shanker Bangalore J. (Santa Clara CA) Belani Jagdish G. (Cupertino CA), Use of a heat pipe integrated with the IC package for improving thermal performance.

이 특허를 인용한 특허 (1)

  1. Farrar,Paul A., Integrated circuit cooling system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로