Methods of forming solder bumps on exposed metal pads
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
H01L-021/02
출원번호
US-0103690
(2005-04-12)
등록번호
US-7358174
(2008-04-15)
발명자
/ 주소
Mis,J. Daniel
출원인 / 주소
Amkor Technology, Inc.
대리인 / 주소
Gunnison, McKay & Hodgson, L.L.P.
인용정보
피인용 횟수 :
12인용 특허 :
120
초록▼
A method of forming an electronic structure may include providing a substrate having a metal pad thereon. A conductive barrier layer may be formed on a first portion of the metal pad, and a second exposed portion of the metal pad may be free of the conductive barrier layer. In addition, an interconn
A method of forming an electronic structure may include providing a substrate having a metal pad thereon. A conductive barrier layer may be formed on a first portion of the metal pad, and a second exposed portion of the metal pad may be free of the conductive barrier layer. In addition, an interconnection structure may be provided on the conductive barrier layer with the conductive barrier layer being between the interconnection structure and the metal pad. Moreover, the interconnection structure and the conductive barrier layer may include different materials. Related structures are also discussed.
대표청구항▼
That which is claimed is: 1. A method of forming an electronic structure, the method comprising: providing a substrate having a metal pad thereon and an insulating layer surrounding the metal pad; forming a conductive barrier layer on a first portion of the metal pad, wherein a second exposed porti
That which is claimed is: 1. A method of forming an electronic structure, the method comprising: providing a substrate having a metal pad thereon and an insulating layer surrounding the metal pad; forming a conductive barrier layer on a first portion of the metal pad, wherein a second exposed portion of the metal pad is free of the conductive barrier layer and free of the insulating layer; and providing an interconnection structure on the conductive barrier layer, wherein the conductive barrier layer is between the interconnection structure and the metal pad and wherein the interconnection structure and the conductive barrier layer include different materials. 2. A method of forming an electronic structure according to claim 1 wherein forming the conductive barrier layer comprises, forming a conductive seed layer on the metal pad and on the insulating layer, selectively forming the conductive barrier layer on a portion of the conductive seed layer on the first portion of the metal pad so that a second portion of the seed layer on the second portion of the metal pad is free of the conductive barrier layer, and after selectively forming the conductive barrier layer, removing the second portion of the seed layer from the second portion of the metal pad. 3. A method according to claim 2 wherein removing the second portion of the seed layer comprises etching the second portion of the seed layer using an etch chemistry that etches at least a portion of the conductive seed layer preferentially with respect to the conductive barrier layer and the metal pad. 4. A method according to claim 1 wherein the exposed second portion of the metal pad surrounds the conductive barrier layer. 5. A method according to claim 1 wherein a portion of the conductive barrier layer extends beyond an edge of the metal pad. 6. A method according to claim 1 wherein the insulating layer extends on an edge portion of the metal pad opposite the substrate so that the second portion of the metal pad is exposed between the conductive barrier layer and the insulating layer. 7. A method according to claim 1 wherein a portion of the conductive barrier layer extends on a portion of the insulating layer. 8. A method according to claim 1 wherein a center of the conductive barrier layer is substantially aligned with respect to a center of the metal pad. 9. A method according to claim 1 wherein a center of the conductive barrier layer is substantially offset with respect to a center of the metal pad. 10. A method according to claim 1 further comprising: providing a second metal pad on the substrate, wherein the first and second metal pads are spaced apart; and forming a second conductive barrier layer on a portion of the second metal pad, wherein an alignment of the first conductive barrier layer relative to the first metal pad is different than an alignment of the second conductive barrier layer relative to the second metal pad. 11. A method according to claim 10 wherein the first conductive barrier layer is substantially aligned relative to the first metal pad and wherein the second conductive barrier layer is substantially offset relative to the second metal pad. 12. A method according to claim 10 wherein the first conductive barrier layer is substantially offset in a first direction relative to the first metal pad and wherein the second conductive barrier layer is substantially offset in a second direction relative to the second metal pad and wherein the first and second directions are different. 13. A method according to claim 1 wherein the interconnection structure includes a solder bump and/or a copper post. 14. A method according to claim 1 wherein the metal pad includes aluminum, copper, gold, and/or alloys thereof, wherein the conductive barrier layer includes nickel, copper, and/or alloys thereof, and wherein the interconnection structure includes solder and/or copper. 15. A method according to claim 1 wherein the metal pad includes aluminum and the conductive barrier layer includes nickel. 16. A method according to claim 1 wherein at least a portion of the metal pad is on a portion of the insulating layer so that a surface of the metal pad opposite the substrate is free of the insulating layer. 17. A method of forming an electronic structure, the method comprising: providing a substrate having a metal pad thereon; forming an underbump metallurgy layer on a surface of the metal pad wherein the metal pad is between the underbump metallurgy layer and the substrate; forming a conductive barrier layer on the underbump metallurgy layer wherein the underbump metallurgy layer is between the conductive barrier layer and the metal pad, wherein an entirety of the underbump metallurgy layer and the conductive barrier layer is directly on and conformal with respect to the surface of the metal pad, and wherein the conductive barrier layer and the underbump metallurgy layers comprise different materials; and forming a solder bump on the conductive barrier layer wherein the conductive barrier layer is between the solder bump and the underbump metallurgy layer, and wherein the conductive barrier layer and the solder bump comprise different materials. 18. A method of forming an electronic structure, the method comprising: providing a substrate having a metal pad thereon and an insulating layer surrounding the metal pad; forming an underbump metallurgy layer on a surface of the metal pad wherein the metal pad is between the underbump metallurgy layer and the substrate; forming a conductive barrier layer on the underbump metallurgy layer wherein the underbump metallurgy layer is between the conductive barrier layer and the metal pad, and wherein the conductive barrier layer and the underbump metallurgy layer comprise different materials; and forming a solder bump on the conductive barrier layer wherein the conductive barrier layer is between the solder bump and the underbump metallurgy layer, wherein the conductive barrier layer and the solder bump comprise different materials, and wherein a portion of the metal pad is free of the insulating layer, the underbump metallurgy layer, the conductive barrier layer, and the solder bump. 19. A method according to claim 1 wherein portions of the metal pad extend beyond portions of the conductive barrier layer in a direction parallel to a surface of the substrate. 20. A method according to claim 17 wherein portions of the metal pad extend beyond portions of the conductive barrier layer in a direction parallel to a surface of the substrate. 21. A method according to claim 18 wherein portions of the metal pad extend beyond portions of the conductive barrier layer in a direction parallel to a surface of the substrate. 22. A method according to claim 17 wherein forming the under bump metallurgy layer comprises, before forming the conductive barrier layer, forming the under bump metallurgy layer on the metal pad, and after forming the conductive barrier layer, removing portions of the under bump metallurgy layer that are free of the conductive barrier layer. 23. A method according to claim 17 wherein forming the conductive barrier layer comprises selectively forming the conductive barrier layer on a portion of the under bump metallurgy layer on a first portion of the metal pad so that a second portion of the under bump metallurgy layer on a second portion of the metal pad is free of the conductive barrier layer, the method further comprising: after selectively forming the conductive barrier layer, removing the second portion of the under bump metallurgy layer from the second portion of the metal pad so that the second portion of the metal pad is exposed. 24. A method according to claim 23 wherein removing the second portion of the under bump metallurgy layer comprises etching the second portion of the under bump metallurgy layer using an etch chemistry that etches at least a portion of the under bump metallurgy layer preferentially with respect to the conductive barrier layer and the metal pad. 25. A method according to claim 18 wherein forming the under bump metallurgy layer comprises, before forming the conductive barrier layer, forming the under bump metallurgy layer on the metal pad and on the insulating layer, and after forming the conductive barrier layer, removing portions of the under bump metallurgy layer that are free of the conductive barrier layer. 26. A method according to claim 18 wherein forming the conductive barrier layer comprises selectively forming the conductive barrier layer on a portion of the under bump metallurgy layer on a first portion of the metal pad so that a second portion of the under bump metallurgy layer on a second portion of the metal pad is free of the conductive barrier layer, the method further comprising: after selectively forming the conductive barrier layer, removing the second portion of the under bump metallurgy layer from the second portion of the metal pad so that the second portion of the metal pad is exposed. 27. A method according to claim 26 wherein removing the second portion of the under bump metallurgy layer comprises etching the second portion of the under bump metallurgy layer using an etch chemistry that etches at least a portion of the under bump metallurgy layer preferentially with respect to the conductive barrier layer and the metal pad. 28. A method according to claim 18 wherein a center of the conductive barrier layer is substantially offset with respect to a center of the metal pad. 29. A method according to claim 18 further comprising: providing a second metal pad on the substrate, wherein the first and second metal pads are spaced apart; and forming a second conductive barrier layer on a portion of the second metal pad, wherein an alignment of the first conductive barrier layer relative to the first metal pad is different than an alignment of the second conductive barrier layer relative to the second metal pad. 30. A method according to claim 29 wherein the first conductive barrier layer is substantially aligned relative to the first metal pad and wherein the second conductive barrier layer is substantially offset relative to the second metal pad. 31. A method according to claim 29 wherein the first conductive barrier layer is substantially offset in a first direction relative to the first metal pad and wherein the second conductive barrier layer is substantially offset in a second direction relative to the second metal pad and wherein the first and second directions are different.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (120)
Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
Gardner David A. (Essex Jct. VT) Ryan James G. (Essex Jct. VT) Schaefer Joseph G. (Berkshire VT) Walton Erick G. (So. Burlington VT), Chromium-titanium alloy.
Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
Chu Richard C. (Poughkeepsie NY) Gupta Omkarnath R. (Poughkeepsie NY) Hwang Un-Pah (Poughkeepsie NY) Simons Robert E. (Poughkeepsie NY), Gas encapsulated cooling module.
Christophorou Loucas G. (Oak Ridge TN) James David R. (Knoxville TN) Pace Marshall O. (Knoxville TN) Pai Robert Y. (Concord TN), Gaseous insulators for high voltage electrical equipment.
Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
Datta Madhav ; Kanarsky Thomas Safron ; Pike Michael Barry ; Shenoy Ravindra Vaman, Metallic interconnect pad, and integrated circuit structure using same, with reduced undercut.
Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ), Metallization scheme providing adhesion and barrier properties.
Le Meau Michel (Saint Georges FRX) Boiteau Jean-Pierre (Villeveque FRX) Vernon Jean-Yves (Avrille FRX), Method and apparatus for soldering elements on the corresponding pads of a wafer, in particular a wafer having high-dens.
Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Chih-Shun Chen TW; Chao-Dung Suo TW; Jui-Meng Jao TW; Ke-Chuan Yang TW; Feng-Lung Chien TW, Method of fabricating solder bumps with high coplanarity for flip-chip application.
Mones Arthur H. (Phoenix AZ) Sartell Jack A. (Bloomington MN) Kardashian Vahram S. (Plymouth MN), Method of forming solder bump terminals on semiconductor elements.
Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
Glenn A. Rinne, Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
Juskey ; Jr. Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Suppelsa Anthony B. (Coral Springs FL), Pad grid array for receiving a solder bumped chip carrier.
LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
Mandal Robert P. (Saratoga CA), Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein.
Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Crafts Douglas E. (San Jose CA) Murali Venkatesan (San Jose CA) Lee Caroline S. (Fresh Meadows NY), Process for single mask C4 solder bump fabrication.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structures including a titanium barrier layer.
Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
Kang Sung K. (Chappaqua NY) Palmer Michael J. (Walden NY) Reiley Timothy C. (Los Gatos CA) Topa Robert D. (Binghamton NY), Thermocompression bonding in integrated circuit packaging.
Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.