Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/4763
H01L-021/02
출원번호
US-0458975
(2006-07-20)
등록번호
US-7368378
(2008-05-06)
발명자
/ 주소
Ahn,Kie Y.
Forbes,Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg & Woessner, P.A.
인용정보
피인용 횟수 :
7인용 특허 :
214
초록▼
Integrated circuits, the key components in thousands of electronic and computer products, include interconnected networks of electrical components. The components are typically wired, or interconnected, together with aluminum wires. In recent years, researchers have begun using copper instead of alu
Integrated circuits, the key components in thousands of electronic and computer products, include interconnected networks of electrical components. The components are typically wired, or interconnected, together with aluminum wires. In recent years, researchers have begun using copper instead of aluminum to form integrated-circuit wiring, because copper offers lower electrical resistance and better reliability at smaller dimensions. However, copper typically requires use of a diffusion barrier to prevent it from contaminating other parts of an integrated circuit. Unfortunately, typical diffusion barrier materials add appreciable resistance to the copper wiring, and thus negate some advantages of using copper. Moreover, conventional methods of forming the copper wiring are costly and time consuming. Accordingly, the inventors devised one or more exemplary methods for making integrated-circuit wiring from materials, such as copper-, silver-, and gold-based metals. One exemplary method removes two or more masks in a single removal procedure, forms a low-resistance diffusion barrier on two or more wiring levels in a single formation procedure, and fills insulative material around and between two or more wiring levels in a single fill procedure. This and other embodiments hold the promise of simplifying fabrication of integrated-circuit wiring dramatically.
대표청구항▼
What is claimed: 1. A method of making integrated circuits, comprising: forming a first mask layer having one or more openings or trenches, with each opening exposing a portion of one or more transistor contact regions; forming a first conductive structure on the first mask layer, with the first co
What is claimed: 1. A method of making integrated circuits, comprising: forming a first mask layer having one or more openings or trenches, with each opening exposing a portion of one or more transistor contact regions; forming a first conductive structure on the first mask layer, with the first conductive structure having one or more portions contacting at least one of the exposed transistor contact regions; forming a second mask layer having one or more openings or trenches, with each opening exposing a portion of the first conductive structure; forming a second conductive structure on the second mask layer, with one or more portions of the second conductive structure contacting at least one of the exposed portions of the first conductive structure; removing in a single procedure at least respective portions of the first and second mask layers after forming the second conductive structure; forming in a single procedure a diffusion barrier on at least respective portions of the first and second conductive structures after removing at least the respective portions of the first and second mask layers; and forming in a single procedure an insulator on and between the first and second conductive structures after forming the diffusion barrier. 2. The method of claim 1, wherein forming the first and second mask layers comprises depositing photoresist; and wherein forming the first and second conductive structures comprises filling one or more of the openings or trenches with a copper-, silver-, or gold-based material. 3. The method of claim 1, wherein removing the first and second mask layers comprises ashing the first and second mask layers; wherein forming the insulator on and between the first and second conductive structures comprises spin-coating the first and second conductive structures with an aerogel or xerogel. 4. The method of claim 1, wherein further the second mask layer includes one or more openings or trenches that expose a portion of at least one of the exposed transistor contact regions. 5. A method of making integrated circuits, comprising: forming a first mask layer having a first plurality of openings, each exposing a portion of a plurality of transistor contact regions; forming a first conductive structure on the first mask layer having one or more portions contacting at least one exposed transistor contact region; forming a second mask layer having a second plurality of openings, each exposing a portion of the first conductive structure; forming a second conductive structure on the second mask layer having one or more portions of the second conductive structure contacting at least one exposed portion of the first conductive structure; removing the first and second mask layers after forming the second conductive structure; and forming a diffusion barrier on the first and second conductive structures. 6. The method of claim 5, further including forming an insulator on and between the first and second conductive structures after forming the diffusion barrier. 7. The method of claim 5, wherein the openings include squares, circles, ovals, trenches and geometric shapes. 8. The method of claim 5, wherein at least one of the first and second mask layers comprise photoresist. 9. The method of claim 5, wherein forming a diffusion barrier on the first and second conductive structures occurs after removing the first and second mask layers. 10. A method comprising: a step for forming a first mask in an integrated circuit assembly; a step for forming a first conductor on the first mask; a step for forming a second mask on the first conductor; a step for forming a second conductor on the second mask; and a step for removing respective portions of at least the first and second masks in a single material removal procedure. 11. The method of claim 10, wherein the first and second masks comprise photoresist. 12. The method of claim 10, further including a diffusion barrier formed on the first and second conductors. 13. The method of claim 10, further including a dielectric layer formed surrounding a portion of the first and second conductors. 14. The method of claim 13, wherein the dielectric layer is formed from a liquid material deposited on the integrated circuit assembly. 15. A method comprising: forming a first wiring level in an integrated circuit assembly; forming a second wiring level in the integrated circuit assembly electrically coupled to the first wiring level; and forming a diffusion barrier around at least a portion of the first and second wiring levels in a single barrier formation procedure. 16. The method of claim 15, wherein forming the first and second wiring levels comprises applying a copper-, silver-, or gold-based material to a surface in the integrated circuit assembly. 17. The method of claim 15, wherein the first wiring level includes one or more first substantially planar portions and the second wiring level includes one or more second substantially planar portions which are substantially parallel to the first substantially planar portions. 18. The method of claim 15, wherein forming the first wiring level comprises: one of DC magnetron and ionized sputtering of a copper-based material onto at least a portion of the diffusion barrier; and electroplating copper-based material onto the sputtered copper-based material. 19. The method of claim 15, wherein forming the diffusion barrier comprises; introducing tungsten hexafluoride and hydrogen gases into a wafer processing chamber for a predetermined length of time; introducing silane gas into the chamber a first predetermined time after introducing the tungsten hexafluoride gas; and terminating introduction of the silane gas a second predetermined time before termination introduction of the tungsten hexafluoride and hydrogen gases into the chamber. 20. A method comprising: forming a first wiring level in an integrated circuit assembly; forming a second wiring level in the integrated circuit assembly; forming a third wiring level in the integrated circuit assembly; and forming a diffusion barrier around at least a portion of the first, second and third wiring levels in a single barrier formation procedure. 21. The method of claim 20, further including forming an insulative film surrounding portions of the first, second and third wiring levels. 22. The method of claim 20, wherein the first, second and third wiring levels results in an air bridge structure. 23. The method of claim 20, wherein forming the diffusion barrier layer includes forming a tungsten silicide layer. 24. The method of claim 20, wherein forming diffusion barrier layer includes forming a graded composition of tungsten silicon nitride with the nitrogen composition varying from substantially zero at an interface of the diffusion barrier with the first, second and third wiring levels. 25. The method of claim 20, wherein at least one of the first, second and third wiring levels includes a material selected from the list including at least one of gold, silver, copper, titanium, tungsten, alloys thereof, silicides thereof, nitrides thereof, and combinations thereof, a step for forming a second conductive structure on the second mask layer, with one or more portions of the second conductive structure contacting at least one of the exposed portions of the first conductive structure; a step for removing concurrently at least respective portions of the first and second mask structures after forming the second conductive structure; a step for forming a diffusion barrier on at least respective portions of the first and second conductive structures after removing at least the respective portions of the first and second mask structures; and a step for forming an insulator on and between the first and second conductive structures after forming the diffusion barrier.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (214)
Bruni Marie-Dominique,FRX, Anode for a flat display screen.
Thomas L. Ritzdorf ; Steve L. Eudy ; Gregory J. Wilson ; Paul R. McHugh, Apparatus and method for electrochemical processing of a microelectronic workpiece, capable of modifying processing based on metrology.
Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
Lu Jiong Ping ; Hwang Ming ; Anderson Dirk N. ; Kittl Jorge A. ; Tsai Hun-Lian, CVD-based process for manufacturing stable low-resistivity poly-metal gate electrodes.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Edelstein Daniel Charles ; Harper James McKell Edwin ; Hu Chao-Kun ; Simon Andrew H. ; Uzoh Cyprian Emeka, Copper interconnection structure incorporating a metal seed layer.
Uchida Hiroto ; Soyama Nobuyuki ; Ogi Katsumi,JPX ; Scott Michael C.,AUX ; Cuchiaro Joseph D. ; McMillan Larry D. ; Paz de Araujo Carlos A., Ferroelectric/high dielectric constant integrated circuit and method of fabricating same.
Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Keyser Thomas (Palm Bay FL) Cairns Bruce R. (Los Altos Hills CA) Anand Kranti V. (Sunnyvale CA) Petro William G. (Cupertino CA) Barry Michael L. (Palo Alto CA), Low temperature plasma nitridation process and applications of nitride films formed thereby.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Brors Daniel L. (Los Altos Hills CA) Fair James A. (Mountain View CA) Monnig Kenneth A. (Palo Alto CA), Method and apparatus for deposition of tungsten silicides.
Schmitt Jerome J. (265 College St. (12N) New Haven CT 06510), Method and apparatus for the deposition of solid films of a material from a jet stream entraining the gaseous phase of s.
Omstead Thomas R. ; Wongsenakhum Panya ; Messner William J. ; Nagy Edward J. ; Starks William ; Moslehi Mehrdad M., Method and system for dispensing process gas for fabricating a device on a substrate.
Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
Svendsen Leo Gulvad (Redwood City CA) Walker Clifford James (Fremont CA) Lykins ; II James Leborn (San Jose CA), Method for electroplating a substrate containing an electroplateable pattern.
Cherng Meng-Jaw,TWX ; Li Pei-Wen,TWX, Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices.
Abt Norman E. (Burlingame CA) Moazzami Reza (Oakland CA) Nissan-Cohen Yoav (Zichren Ya\akov ILX), Method for forming a ceramic oxide capacitor having barrier layers.
Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
Cooper Kent J. (Austin TX) Lin Jung-Hui (Austin TX) Roth Scott S. (Austin TX) Roman Bernard J. (Austin TX) Mazure Carlos A. (Austin TX) Nguyen Bich-Yen (Austin TX) Ray Wayne J. (Austin TX), Method for forming contact to a semiconductor device.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Fitzsimmons John A. (Poughkeepsie NY) Havas Janos (Hopewell Junction NY) Lawson Margaret J. (Newburgh NY) Leonard Edward J. (Fishkill NY) Rhoads Bryan N. (Pine Bush NY), Method for forming patterned films on a substrate.
Yang Tsung-Ju,TWX ; Wang Chien-Mei,TWX ; Kang Tsung-Kuei,TWX, Method for making intermetal dielectrics (IMD) on semiconductor integrated circuits using low dielectric constant spin-on polymers.
van Laarhoven Josephus M. F. G. (Eindhoven NLX) de Bruin Leendert (Eindhoven NLX) van Arendonk Anton P. M. (Eindhoven NLX), Method of enabling electrical connection to a substructure forming part of an electronic device.
Thomas Michael E. (Cupertino CA) Chinn Jeffrey D. (Foster City CA), Method of fabricating a high performance interconnect system for an integrated circuit.
Ashley Leon ; Dalal Hormazdyar M. ; Nguyen Du Binh ; Rathore Hazara S. ; Smith Richard G., Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
Stevens E. Henry ; Berner Robert W., Process architecture and manufacturing tool sets employing hard mask patterning for use in the manufacture of one or more metallization levels on a workpiece.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Paul A. Farrar, Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy.
Ping-Chuan Wang ; Ronald G. Filippi ; Robert D. Edwards ; Edward W. Kiewra ; Roy C. Iggulden, Process of enclosing via for improved reliability in dual damascene interconnects.
Cheung Robin W. (Cupertino CA) Chang Mark S. (Los Altos CA), Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and h.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Baum Thomas H. (San Jose CA) Houle Frances A. (Fremont CA) Jones Carol R. (San Jose CA) Kovac Caroline A. (Ridgefield CT), Selective deposition of copper.
Dennison Charles H. ; Doan Trung T., Self-aligned process for making contacts to silicon substrates during the manufacture of integrated circuits therein.
Blalock Guy T. ; Howard Bradley J., Self-limiting method of reducing contamination in a contact opening, method of making contacts and semiconductor devices therewith, and resulting structures.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Semiconductor device having a low permittivity dielectric.
Xu Zheng ; Forster John ; Yao Tse-Yong, Semiconductor device having a low thermal budget metal filling and planarization of contacts, vias and trenches.
Kitch Vassili, Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Cabral ; Jr. Cyril (Ossining NY) Colgan Evan G. (Suffern NY) Grill Alfred (White Plains NY), Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum.
Isik C. Kizilyalli ; Sailesh M. Merchant ; Joseph R. Radosevich, Tungsten silicide nitride as a barrier for high temperature anneals to improve hot carrier reliability.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.