Top layers of metal for high performance IC's
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/10
H01L-029/73
H01L-029/66
H01L-029/74
H01L-023/48
H01L-023/52
출원번호
US-0230101
(2005-09-19)
등록번호
US-7372085
(2008-05-13)
발명자
/ 주소
Lin,Mou Shiung
출원인 / 주소
Lin,Mou Shiung
대리인 / 주소
Saile Ackerman LLC
인용정보
피인용 횟수 :
7인용 특허 :
31
초록▼
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabli
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.
대표청구항▼
What is claimed is: 1. An integrated circuit chip comprising: a silicon substrate; multiple devices in and on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure is connected t
What is claimed is: 1. An integrated circuit chip comprising: a silicon substrate; multiple devices in and on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure is connected to said multiple devices, wherein said metallization structure comprises a first metal layer and a second metal layer over said first metal layer, wherein said metallization structure comprises a first pad having a top surface with a first region and a second region surrounding said first region, and wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second metal layers; a passivation layer over said metallization structure, over said first and second dielectric layers and on said second region, wherein a first opening in said passivation layer is over said first region and exposes said first region, and wherein said passivation layer comprises a topmost nitride layer of said integrated circuit chip and a topmost oxide layer of said integrated circuit chip; and a metal trace over said passivation layer and over said first region, wherein said metal trace comprises electroplated copper, and wherein said metal trace is connected to said first pad through said first opening. 2. The integrated circuit chip of claim 1 further comprising a polymer layer between said metal trace and said passivation layer, wherein a second opening in said polymer layer is over said first region and exposes said first region. 3. The integrated circuit chip of claim 2, wherein said polymer layer comprises polyimide. 4. The integrated circuit chip of claim 2, wherein said polymer layer comprises benzocyclobutene. 5. The integrated circuit chip of claim 1, wherein said metallization structure further comprises a second pad under a second opening in said passivation layer and exposed by said second opening, wherein said metal trace is further over said second pad, and wherein said first pad is connected to said second pad through said metal trace. 6. The integrated circuit chip of claim 1, wherein said metal trace further comprises a sputtered metal under said electroplated copper of said metal trace. 7. The integrated circuit chip of claim 6, wherein said sputtered metal comprises aluminum. 8. The integrated circuit chip of claim 1, wherein said first opening has a transverse dimension between 0.5 and 3 micrometers. 9. The integrated circuit chip of claim 1, wherein said metal trace further comprises nickel. 10. The integrated circuit chip of claim 1, wherein said first pad has a size between 0.3 and 5 micrometers. 11. An integrated circuit chip comprising: a silicon substrate; multiple devices in and on said silicon substrate; a first dielectric layer over said silicon substrate; a first metallization structure over said first dielectric layer, wherein said first metallization structure is connected to said multiple devices, wherein said first metallization structure comprises a first metal layer and a second metal layer over said first metal layer, and wherein said first metallization structure comprises a first pad having a top surface with a first region and a second region surrounding said first region, wherein said first pad comprises electroplated copper; a second dielectric layer between said first and second metal layers; a passivation layer over said first metallization structure, over said first and second dielectric layers and on said second region, wherein a first opening in said passivation layer is over said first region and exposes said first region, and wherein said passivation layer comprises a topmost nitride layer of said integrated circuit chip and a topmost oxide layer of said integrated circuit chip; a polymer layer on said passivation layer, wherein a second opening in said polymer layer is over said first region and exposes said first region, and wherein said polymer layer has a thickness between 2 and 30 micrometers and greater than that of said passivation layer; and a second metallization structure in said second opening and on said polymer layer, wherein said second metallization structure comprises electroplated copper in said second opening and over said polymer layer, and wherein said second metallization structure is connected to said first pad. 12. The integrated circuit chip of claim 11, wherein said polymer layer comprises polyimide. 13. The integrated circuit chip of claim 11, wherein said polymer layer comprises benzocyclobutene. 14. The integrated circuit chip of claim 11, wherein a third opening in said passivation layer is over a second pad of said first metallization structure and exposes said second pad, and a fourth opening in said polymer layer is over said second pad and exposes said second pad, wherein said second metallization structure is further in said fourth opening and over said first and second pads, and wherein said first pad is connected to said second pad through said second metallization structure. 15. The integrated circuit chip of claim 11, wherein said first opening has a transverse dimension between 0.5 and 3 micrometers. 16. The integrated circuit chip of claim 11, further comprising a solder bump over said electroplated copper of said second metallization structure. 17. The integrated circuit chip of claim 11, wherein said second metallization structure comprises a contact point used to be connected to a wirebonding interconnect. 18. The integrated circuit chip of claim 11, wherein said first pad has a size between 0.3 and 5 micrometers. 19. An integrated circuit chip comprising: a silicon substrate; multiple devices in and on said silicon substrate; a first dielectric layer over said silicon substrate; a first metallization structure over said first dielectric layer, wherein said first metallization structure is connected to said multiple devices, wherein said first metallization structure comprises a first metal layer and a second metal layer over said first metal layer, wherein said first metallization structure comprises a first pad having a top surface with a first region and a second region surrounding said first region, and wherein said first metallization structure comprises electroplated copper; a second dielectric layer between said first and second metal layers; a passivation layer over said first metallization structure, over said first and second dielectric layers and on said second region, wherein a first opening in said passivation layer is over said first region and exposes said first region, and wherein said passivation layer comprises a topmost nitride layer of said integrated circuit chip and a topmost oxide layer of said integrated circuit chip; a polymer layer on said passivation layer, wherein a second opening in said polymer layer is over said first region and exposes said first region, and wherein said polymer layer has a thickness between 2 and 30 micrometers and greater than that of said passivation layer; a second metallization structure in said second opening and on said polymer layer, wherein said second metallization structure comprises electroplated copper in said second opening and over said polymer layer; and a solder bump over said electroplated copper of said second metallization structure, over said first and second openings and over said first pad, wherein said solder bump is connected to said first pad through said second metallization structure. 20. The integrated circuit chip of claim 19, wherein said polymer layer comprises polyimide. 21. The integrated circuit chip of claim 19, wherein said polymer layer comprises benzocyclobutene. 22. The integrated circuit chip of claim 19, wherein a third opening in said passivation layer is over a second pad of said first metallization structure and exposes said second pad, and a fourth opening in said polymer layer is over said second pad and exposes said second pad, wherein said second metallization structure is further in said fourth opening and over said first and second pads, and wherein said first pad is connected to said second pad through said second metallization structure. 23. The integrated circuit chip of claim 19, wherein said first opening has a transverse dimension between 0.5 and 3 micrometers. 24. The integrated circuit chip of claim 19, wherein said first pad has a size between 0.3 and 5 micrometers.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (31)
Golshan Shahin (Midland TX) St. Martin Craig A. (Midland TX) Rhodine Craig W. (Midland TX), Configuration and method for positioning semiconductor device bond pads using additional process layers.
Efland Taylor R. (Richardson TX) Cotton Dave (Plano TX) Skelton Dale J. (Plano TX), ESD protection structure using LDMOS diodes with thick copper interconnect.
Ewen John E. (Yorktown Heights NY) Ponnapalli Saila (Fishkill NY) Soyuer Mehmet (Yorktown Heights NY), High-Q inductors in silicon technology without expensive metalization.
Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
Lamson Michael A. (Van Alstyne TX) Edwards Darvin R. (Dallas TX), Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof.
Shen Chi-Cheong ; Abbott Donald C. ; Bucksch Walter,DEX ; Corsi Marco ; Efland Taylor Rice ; Erdeljac John P. ; Hutter Louis Nicholas ; Mai Quang ; Wagensohner Konrad,DEX ; Williams Charles Edward, Integrated circuit with bonding layer over active circuitry.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Bandyopadhyay Basab ; Fulford ; Jr. H. Jim ; Dawson Robert ; Hause Fred N. ; Michael Mark W. ; Brennan William S., Method of making an integrated circuit which uses an etch stop for producing staggered interconnect lines.
Akagawa Masatoshi,JPX ; Higashi Mitsutoshi,JPX ; Iizuka Hajime,JPX ; Arai Takehiko,JPX, Semiconductor device having an element with circuit pattern thereon.
Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.