A communication processor of a class, such as an Internet tuner, provides such desirable features (FIG. 2) as LAN support, an SPI interface (128), a dedicated port (56), and ADPCM (22) for audio applications. The invention provides a low-cost, low-power, easily manufactured, small form-factor networ
A communication processor of a class, such as an Internet tuner, provides such desirable features (FIG. 2) as LAN support, an SPI interface (128), a dedicated port (56), and ADPCM (22) for audio applications. The invention provides a low-cost, low-power, easily manufactured, small form-factor network access module which has a low memory demand and provides a highly efficient protocol decode. The invention comprises a hardware-integrated system that both decodes multiple network protocols in a streaming manner concurrently and processes packet data in one pass, thereby reducing system memory and form factor requirements, while also eliminating software CPU overhead.
대표청구항▼
The invention claimed is: 1. An apparatus for decoding and encoding network protocols and processing data, comprising: a network stack for receiving and transmitting packets and for encoding and decoding packets; one or more programmable protocol engines associated with said network stack; and at l
The invention claimed is: 1. An apparatus for decoding and encoding network protocols and processing data, comprising: a network stack for receiving and transmitting packets and for encoding and decoding packets; one or more programmable protocol engines associated with said network stack; and at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said network stack comprises corresponding hardware structures that are implemented in gate-level circuitry and wherein such hardware structures are dedicated solely to performing functions of the network stack; wherein said apparatus operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said one or more programmable protocol engines is disabled, and an external controller can communicate directly to said network stack via a register set. 2. The apparatus of claim 1, said at least one dedicated processing engine further for encoding, decoding, and processing packets; wherein said at least one dedicated processing engine comprises corresponding hardware structures that are implemented in gate-level circuitry and wherein such hardware structures are dedicated solely to performing functions of the processing engines. 3. A communications processor, comprising: a network stack, that both decodes and encodes any of multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; a programmable protocol engine associated with said communications processor for extending network stack functionality; and at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 4. The communications processor of claim 3, further comprising: a hardware state machine, incorporated into said network stack, for any of optimized protocol processing and data processing. 5. The communications processor of claim 3, further comprising: a set of peripherals for said protocol engine; a network stack core; a set of data processing engines; an external controller interface; a memory interface; and a plurality of auxiliary serial ports. 6. The communications processor of claim 3, further comprising: one or more state machines, associated with said network stack for supporting any one or more of PPP, LAN, TCP/UDP, and IP protocols. 7. The communications processor of claim 3, further comprising: a plurality of generic sockets having send and receive buffers. 8. The communications processor of claim 3, further comprising: any of Ethernet and serial links. 9. The communications processor of claim 3, further comprising any of: an external controller interface; an SPI interface; a parallel interface; a direct data access mode; a serial modem interface; a dedicated port which allows one or more devices to use Internet connectivity in said network stack, wherein said one or more devices can connect to the Internet without requiring its own networking hardware or Internet physical connection; an auxiliary serial port; a memory interface for external memory; an MII interface for 10/100 BT PHY; a data link SPI interface for external MAC and raw IP modes; and general purpose I/O pins. 10. The communications processor of claim 3, said programmable protocol engine further comprising any of: ITU T.37 compatibility; a Base64 accelerator; a G3 and/or text rasterizer accelerators; support transport of JPEG encoded color images; MIME string search accelerator; and ADPCM compression/decompression. 11. The communications processor of claim 3, wherein said programmable protocol engine supports any of an internal MAC and an external MAC. 12. The communications processor of claim 3, said programmable protocol engine further comprising: means for supporting router functions. 13. The communications processor of claim 12, said programmable protocol engine further means for supporting router functions further comprising: means for determining an appropriate source IP address to use in a data packet based upon a destination IP address; and means for passing said source IP address back to a calling engine. 14. The communications processor of claim 12, said means for supporting router functions further comprising: means for steering a transmitted packet to an appropriate data link based upon a destination IP address. 15. The communications processor of claim 3, further comprising: an Internet protocol (IP) router engine for routing information. 16. The communications processor of claim 3, further comprising: an address resolution protocol (ARP) engine for resolving an Ethernet hardware address from any given Internet protocol (IP) address and for automatic replies to valid ARP requests. 17. The communications processor of claim 3, further comprising: a media access controller (MAC) module integrated into said network stack for enabling Ethernet access for devices. 18. The communications processor of claim 3, further comprising: an internal protocol engine. 19. The communications processor of claim 3, further comprising: an interface for communicating with any of the following peripherals: a memory management unit (MMU); a DMA controller (DMAC); a timer; an interrupt controller (INTC); an integrated debugger; a bus controller (BUSC); and a watchdog timer (WATCH). 20. The communications processor of claim 3, further comprising: a Base64 encoding module for transmitting binary data over Internet connections. 21. The communications processor of claim 3, further comprising: a text rasterization module for converting incoming network data to a bitmap format. 22. The communications processor of claim 3, further comprising: a G3 encoder for encoding data to format said data for a fax controller. 23. The communications processor of claim 3, further comprising: a MIME string search engine. 24. The communications processor of claim 3, further comprising: an ADPCM accelerator for providing compression and decompression functions. 25. A communications processor, comprising: a network stack, that both decodes and encodes any of multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; and a programmable protocol engine associated with said communications processor for extending network stack functionality; wherein said network stack and said programmable protocol engine are integrated into a common gate cover hardware structure; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 26. A communications processor, comprising: a network stack, that both decodes and encodes any of multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; and a programmable protocol engine associated with said communications processor for extending network stack functionality; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set; wherein when said programmable protocol engine is enabled, said external controller communicates via various registers. 27. A communications processor, comprising: a network stack, that both decodes and encodes any of multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; a programmable protocol engine associated with said communications processor for extending network stack functionality; and a test index mode for allowing said programmable protocol engine to control said network stack while said programmable protocol engine is still enabled; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 28. A communications processor, comprising: a network stack, that both decodes and encodes any of multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; and a programmable protocol engine associated with said communications processor for extending network stack functionality, and comprising an IP filter for supporting NAT and IP masquerading; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 29. The communications processor of claim 28, said programmable protocol engine further comprising: means for supporting forwarding functions, further comprising the ability to substitute packet parameters, recalculate checksums, and either receive a packet or forward the packet out to the network. 30. An apparatus for augmenting functionality of a network stack, implemented in gate level circuitry, and dedicated solely to performing network stack functions that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass, said apparatus comprising: a protocol engine, associated with a network stack for implementing communications functionality in addition to that of said network stack concurrently with said network stack performing protocol operations; and at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said apparatus operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 31. A method for decoding and encoding network protocols and data, comprising: providing a network stack for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; providing at least one data processing engine that is optimized for one or more application protocols; providing at least one state machine module that is optimized for one or more network protocols; providing a programmable protocol engine for extending said network stack functionality; and providing at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said network stack, said data processing engine, said state machine module, and said protocol engine comprise corresponding hardware structures that are implemented in gate level circuitry; wherein said method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 32. A communications method, comprising: providing a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; providing a set of data processing engines which are optimized to application data processing; and providing a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; wherein said communications method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set; and wherein when said programmable protocol engine is enabled, said external controller communicates via various registers. 33. The communications method of claim 32, further comprising: providing a set of peripherals for said protocol engine; providing a network stack core; providing an external controller interface; providing a set of data processing engines; providing a memory interface; and providing a plurality of auxiliary serial ports. 34. The communications method of claim 32, further comprising: providing at least one network stack state machine for supporting at least one of PPP, LAN, TCP/UDP, and IP protocols. 35. The communications method of claim 32, further comprising: providing a plurality of generic sockets having send and receive buffers. 36. The communications method of claim 32, further comprising: providing any of Ethernet and serial links. 37. The communications method of claim 32, further comprising: providing any of: an external controller interface; an SPI interface; a parallel interface; a direct data access mode; a serial modem interface; a dedicated port which allows one or more devices to use Internet connectivity in said network stack, wherein said one or more devices can connect to the Internet without requiring its own networking hardware or Internet physical connection; an auxiliary serial port; a memory interface for external memory; an MII interface for 10/100 BT PHY; a data link SPI interface for external MAC and raw IP modes; and general purpose I/O pins. 38. The communications method of claim 32, said providing said protocol engine further comprising providing any of: ITU T.37 compatibility; a Base64 accelerator; a G3 and/or text rasterizer accelerators; support transport of JPEG encoded color images; MIME string search accelerator; and ADPCM compression/decompression. 39. The communications method of claim 32, wherein said protocol engine supports any of an internal MAC and an external MAC. 40. The communications method of claim 32, further comprising: providing an Internet protocol (IP) router engine for routing information. 41. The communications method of claim 32, further comprising: providing an address resolution protocol (ARP) engine for resolving air Ethernet hardware address from any given Internet protocol (IP) address, and for generating automatic replies to valid ARP requests. 42. The communications method of claim 32, further comprising: providing a media access controller (MAC) module integrated into said network stack for enabling Ethernet access for devices. 43. The communications method of claim 32, further comprising: providing an internal protocol engine. 44. The communications method of claim 32, further comprising: providing an interface for communicating with any of the following peripherals: a memory management unit (MMU); a DMA controller (DMAC); a timer; an interrupt controller (INTC); an integrated debugger; a bus controller (BUSC); and a watchdog timer (WATCH). 45. The communications method of claim 32, further comprising: providing a Base64 encoding module for transmitting binary data over Internet connections. 46. The communications method of claim 32, further comprising: providing a text rasterization module for converting incoming network data to a bitmap format. 47. The communications method of claim 32, further comprising: providing a G3 encoder for encoding data in a proper format for a fax controller. 48. The communications method of claim 32, further comprising: providing a MIME string search engine. 49. The communications method of claim 32, further comprising: providing an ADPCM accelerator for providing compression and decompression functions. 50. The communications method of claim 32, further comprising: providing a master SPI port. 51. The communications method of claim 32, further comprising: providing battery backed internal RAM for said protocol engine for non-volatile data or code storage. 52. The communications method of claim 32, further comprising: providing means for said programmable protocol engine regulating its own clock frequency based upon current activities to conserve power. 53. A communications method, comprising: providing a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; providing a set of data processing engines which are optimized to application data processing; providing a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and providing a test index mode for allowing said programmable protocol engine to control said network stack while said programmable protocol engine is still enabled; wherein said communications method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 54. A communications method, comprising: providing a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; providing a set of data processing engines which are optimized to application data processing; providing a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and providing an IP filter for supporting NAT and IP masquerading; wherein said communications method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 55. A method for augmenting functionality of a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass, said method comprising: providing a programmable protocol engine, integral to a network stack, and for concurrently extending functionality of said network stack; implementing said programmable protocol engine in a hardware structure that comprises a common gate level circuitry with said network stack; and providing at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 56. A communications method, comprising: providing a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; providing a set of data processing engines which are optimized to application data processing; providing a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and providing a separate PPP buffer to enable said network stack to process data from either a LAN or serial interfaces at the same speed; wherein said communications method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 57. A communications method, comprising: providing a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; providing a set of data processing engines which are optimized to application data processing; providing a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and providing a raw IP data path for connecting to any arbitrary data link; wherein said communications method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 58. A method, comprising: providing at least one data processing engine for processing one or more application protocols; providing at least one state machine module for processing one or more network protocols; providing a programmable protocol engine for extending functionality; and providing at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said data processing engine, said state machine module, and said protocol engine comprise corresponding hardware structures that are implemented in gate level circuitry; wherein said method operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to a network stack via a register set. 59. A communications processor, comprising: a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; a set of data processing engines which are optimized to application data processing; a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and a separate PPP buffer to enable said network stack to process data from either a LAN or serial interfaces at the same speed; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 60. A communications processor, comprising: a network stack that both decodes and encodes multiple network protocols in a streaming manner concurrently, and that processes packet data in one pass; a set of data processing engines which are optimized to application data processing; a programmable protocol engine, integrated in a common gate level hardware structure with said network stack, for extending functionality of said network stack and said data processing engines; and a raw IP data path for connecting to any arbitrary data link; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 61. A communications processor, comprising: a network stack for receiving and transmitting network packets and for encoding and decoding network packet bytes which comprise packet data; at least one data processing engine that is optimized for one or more application protocols; at least one state machine module that is optimized for one or more network protocols; a programmable protocol engine for extending said network stack functionality; and at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said network stack, said data processing engine, said state machine module, and said protocol engine comprise corresponding hardware structures that are implemented in gate level circuitry; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to said network stack via a register set. 62. A communications processor, comprising: providing at least one data processing engine for processing one or more application protocols; at least one state machine module for processing one or more network protocols; a programmable protocol engine for extending functionality; and at least one dedicated processing engine for offloading protocol processing and/or data processing; wherein said data processing engine, said state machine module, and said protocol engine comprise corresponding hardware structures that are implemented in gate level circuitry; wherein said communications processor operates in either of: a normal mode; and a CPU bypass mode; wherein when configured for CPU bypass mode, said programmable protocol engine is disabled, and an external controller can communicate directly to a network stack via a register set.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (143)
Bennett Toby D. ; Davis Donald J. ; Harris Jonathan C. ; Miller Ian D., Apparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrently.
Coelho Rohan G. F. (Portland OR) Packer Alan (Portland OR) Baldes Gary (Hillsboro OR) Frank Davis W. (Oakland CA) Gerber Richard (Hillsboro OR) Yee Wendy (Beaverton OR) Johnson Louis (Aloha OR) Croni, Computer architecture for creating and manipulating displayable objects.
Gulick Dale ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system and method for transferring commands and data to a dedicated multimedia engine.
Liu Chang-Chi ; Su Ming-Chang,TWX ; Lee Jung-Yu,TWX, Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Fast-path apparatus for receiving data corresponding to a TCP connection.
Chang Paul (Peekskill NY) Delp Gary S. (Yorktown Heights NY) Meleis Hanafy E.-S. (Yorktown Heights NY) Montalvo Rafael M. (Yorktown Heights NY) Seidman David I. (New York NY) Tantawy Ahmed N.-E.-D. (, Generic high bandwidth adapter providing data communications between diverse communication networks and computer system.
Feitelson Dror Gershon ; Fitch Blake Gordon ; Giampapa Mark Edwin, Graphical user interface for managing text i/o between a user and a parallel program.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, Intelligent network interface device and system for accelerated communication.
Boucher, Laurence B.; Philbrick, Clive M.; Starr, Daryl D.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A., Intelligent network interface system and method for accelerated protocol processing.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Intelligent network interface system method for protocol processing.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, Intelligent network interfaced device and system for accelerated communication.
Swales Andrew G. ; Naismith Ronald ; Breinlinger Richard ; Baker ; Jr. Richard Albert ; Papadopoulos A. Dean ; Tanzman Allan ; Belliardi Rodolfo G. ; Dube Dennis J. W., Internet web interface including programmable logic controller for controlling output devices based on status of input devices.
Sambamurthy Namakkal S. ; Tripathi Devendra K. ; Deb Alak K. ; Truong Linh Tien ; Kumar Praveen D., Media access control receiver and network management system.
Osman Fazil I. (Escondido CA) Grow Robert M. (San Diego CA) Perloff Ronald S. (Poway CA) Moyers Roger S. (San Diego CA) Cordes Sally (Escondido CA) Pollack Lawrence J. (San Diego CA), Method and apparatus for assisting data bus transfer protocol.
Chen Cheng T. (Marlboro NJ) Best Reginald P. (Somerset NJ) Brennan Daniel M. (Hillsdale NJ), Method and apparatus for asynchronous PPP and synchronous PPP conversion.
Joffe Rodney Lance ; Dykes Barry A. ; Brittain Jason Alan ; Oppleman Victor Joseph ; Pettingell Brian Everett ; Lippard James Joseph ; Vandeventer Ian Burke ; Watson Brett Dean ; Hotz Steven Michael , Method and apparatus for balancing the process load on network servers according to network and serve based policies.
Ng, Yu Kwong, Method and apparatus for generating and checking cyclic redundancy code (CRC) values using a multi-byte CRC generator on a variable number of bytes.
Aaker Kenneth Dale ; Delp Gary Scott ; Sendelbach Lee Anton ; Slane Albert Alfonse, Method and apparatus for producing transmission control protocol checksums using internet protocol fragmentation.
Torres Robert J. (6100 Meadowhill Dr. Colleyville TX 76034), Method and apparatus for searching a large volume of data with a pointer-based device in a data processing system.
Dolin ; Jr. Robert A. (Menlo Park CA) Einkauf Robert L. (Fremont CA) Kagan Richard S. (London CA GB2) Riley Glen M. (Los Gatos CA) Von De Bur James M. (San Jose CA), Method and apparatus using network variables in a multi-node network.
Hyder Jameel ; Brandon Kyle ; Srinivas Nk ; Gamache Rod, Method and computer program product for reducing intra-system data copying during network packet processing.
Stucka Joan E. (Boulder CO) Wiss Richard (Boulder CO), Method and system for dynamically sharing user interface displays among a plurality of application program.
Koppolu Srinivasa R. (Redmond WA) Hodges C. Douglas (Redmond WA) MacKichan Barry B. (Bainbridge Island WA) McDaniel Richard (Pittsburg PA) Remala Rao V. (Woodinville WA) Williams Antony S. (Redmond W, Method and system for in-place interaction with contained objects.
Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Method for compiling high level programming languages into an integrated processor with reconfigurable logic.
Alferness Merwin H. (New Brighton MN) Criswell Peter Bradley (Bethel MN) Johnson David Randal (Oakdale MN) McBreen James R. (Shoreview MN), Method for generating an internet protocol suite checksum in a single macro instruction.
Burton Richard J. (Buford GA) Copeland ; III John A. (Dunwoody GA) Jerrim John W. (Duluth GA) Nixon Toby L. (Duluth GA) Sauser ; Jr. Martin H. (Atlanta GA) Weatherford ; Jr. Robert E. (Norcross GA) B, Method for sending a plurality of data channels over a single communications line.
Dobbins Kurt ; Andlauer Phil ; Oliver Chris ; Parker Tom ; Grimes Andy ; Nutbrown Bruce ; Hullette Dan ; Dev Roger ; Jeffords Jason, Method of transmitting data packets in a packet switched communications network.
Michael K. Brown ; Paul Chieffo ; John J. Platko, Multicast direct memory access storing selected ones of data segments into a first-in-first-out buffer and a memory simultaneously when enabled by a processor.
Minami John Shigeto ; Koyama Ryo ; Johnson Michael Ward ; Shinohara Masaru ; Poff Thomas C. ; Burkes Daniel F., Multiple network protocol encoder/decoder and data processor.
Flanders John A. ; Ross Ryan T. ; Townsend William D. ; Lamaire Thomas A. ; Radogna Thomas V. ; Bailey Brian W. ; Sousa Marc D., Multiple protocol support.
Bach Maurice J. (Haifa ILX) Hoppes Robert B. (Hyde Park NY) Meltzer Clifford B. (Ossining NY) Parchinski Kenneth J. (Wappingers Falls NY) Whelan Gary J. (Rhinebeck NY), Network processor for transforming a message transported from an I/O channel to a network by adding a message identifier.
Savitzky Stephen R. ; Roth Rithy K. ; Jeng Tina L. ; Hart Peter E. ; Golding Richard, Object-oriented communication system with support for multiple remote machine types.
Cabral Arthur W. (Sunnyvale CA) Jain Rajiv (Sunnyvale CA) Howard Maire L. (San Jose CA) Peterson John (Menlo Park CA) Webb Richard D. (Sunnyvale CA) Seidl Robert (Palo Alto CA), Object-oriented graphic system.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Obtaining a destination address so that a network interface device can write network data without headers directly into host memory.
Narad Charles E. ; Fall Kevin ; MacAvoy Neil ; Shankar Pradip ; Rand Leonard M. ; Hall Jerry J., Packet processing system including a policy engine having a classification unit.
Row Edward J. (Mountain View CA) Boucher Laurence B. (Saratoga CA) Pitts William M. (Los Altos CA) Blightman Stephen E. (San Jose CA), Parallel I/O network file server architecture.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Passing a communication control block from host to a local device such that a message is processed on the device.
Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Passing a communication control block from host to a local device such that a message is processed on the device.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, Passing a communication control block to a local device such that a message is processed on the device.
Lampson Butler W. (Cambridge MA) Hawe William R. (Pepperell MA) Gupta Amar (Northboro MA) Spinney Barry A. (Wayland MA), Pipelined cryptography processor and method for its use in communication networks.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Starr, Daryl D.; Blightman, Stephen E. J.; Higgen, David A., Port aggregation for network connections that are offloaded to network interface devices.
Latif Farrukh A. (Malvern PA) Stevens Michael D. (Paoli PA) Moysey John A. (Malvern PA) Shinkarovsky Michael (Harleysville PA) Nguyen Hung (Downingtown PA) Dale Michele Z. (Audubon PA), Programmable multiple I/O interface controller.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Protocol processing stack for use with intelligent network interface device.
Craft, Peter K.; Philbrick, Clive M.; Boucher, Laurence B.; Higgen, David A., Protocol processing stack for use with intelligent network interface device.
Peter K. Craft ; Olive M. Philbrick ; Laurence B. Boucher ; David A. Higgen, Protocol processing stack for use with intelligent network interface device.
Rostoker Michael D. (Boulder Creek CA) Stelliga D. Tony (Pleasanton CA) Paolino Dave (Andover MA) Engelse Willem A. H. (Townsend MA), Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (C.
Blightman,Stephen E. J.; Boucher,Laurence B.; Craft,Peter K.; Higgen,David A.; Philbrick,Clive M.; Starr,Daryl D., Reducing delays associated with inserting a checksum into a network message.
David A. Burns ; Benjamin L. Dagana ; Christopher J. Harrer ; Dung M. Luu ; Todd A. Matters ; Michael S. Miles ; Barry E. Blust ; Thomas J. Schneider ; Thomas V. Connors, Split data path distributed network protocol.
Schrier Evan J. (Kirkland WA) Reardon Thomas R. (Seattle WA) Ogus Aaron W. (Kirkland WA), System and method for running multiple incompatible network protocol stacks.
Schrier Evan J. (Kirkland WA) Reardon Thomas R. (Seattle WA) Ogus Aaron W. (Kirkland WA), System and method for running multiple incompatible network protocol stacks.
Swales Andrew G. ; Papadopoulos A. Dean ; Tanzman Allan, System for a modular terminal input/output interface for communicating messaging application layer over encoded ethernet to transport layer.
Yokoyama Tatsuya (Sagamihara JPX) Hirata Tetsuhiko (Yokohama JPX) Mizutani Mika (Tokyo JPX) Takada Osamu (Sagamihara JPX), System for executing high speed communication protocol processing by predicting protocol header of next frame utilizing.
Christopher Ambler ; Andrew Wallace, System, method, and computer program product for workflow processing using internet interoperable electronic messaging with mime multiple content type.
Jolitz William Frederick ; Lawson Matthew Todd ; Jolitz Lynne Greer, TCP/IP network accelerator system and method which identifies classes of packet traffic for predictable protocols.
Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, TCP/IP offload network interface device.
Baum Marc S. (Chicago IL) Suffern Robert C. (Chicago IL) Balton Donald (Skokie IL) Schoo Daniel L. (Island Lake IL) Jankus Peter P. (Chicago IL) Tzeng Lih-Shyng (Arlington Heights IL) Jones Terrel (D, Telephone call routing and switching techniques for data communications.
Baum Marc S. ; Suffern Robert C. ; Balton Donald ; Schoo Daniel L. ; Jankus Peter P. ; Tzeng Lih-Shyng ; Jones Terrel, Telephone call routing and switching techniques for data communications.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Transmit fast-path processing on TCP/IP offload network interface device.
Adachi, Naohiro; Satori, Kenichi; Nakanishi, Kenichi; Konno, Tamaki; Nagata, Junko, Information storage apparatus, information transfer method, information transfer system, program, and storage medium.
Vos, Gustav Gerald; Kavanaugh, Richard Thomas; Mitchell, Andrew Hasley Watson; Waung, William Yih Yuan, Method and apparatus for network port and network address translation.
Horvath, Ernst; Klaghofer, Karl, Method for controlling a connection in a packet-oriented communication network and arrangements for implementing said method.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.